期刊文献+

基于DICE结构的主-从型抗辐照触发器设计 被引量:5

Design of Radiation Hardened Master-Slave Type Flip-Flop Based on DICE
下载PDF
导出
摘要 基于双互锁存储单元(DICE)结构,采用TSMC 0.18μm体硅CMOS工艺,设计了一个带复位和清零端的主-从型抗辐照触发器。通过将数据存放在不同的节点以及电路的恢复机制,使单个存储节点具有抗单粒子翻转的能力。采用多种改进设计,增强抗单粒子瞬态脉冲(singleevent transient,SET)的能力,并且降低了电路功耗。通过Spectre仿真,测试了触发器的抗单粒子翻转(single event upset,SEU)能力,确定了版图设计规则。采用新颖的3倍高度的版图布置及环栅NMOS结构,消除了总剂量效应;采用双保护环,降低了单粒子闩锁效应;最终完成了全方位抗辐照的触发器电路设计。 A radiation hardened master-slave type flip-flop with PRE and CLR option based on dual interlocked storage cell(DICE) was designed using TSMC 0.18 μm bulk CMOS technology.Single event upset(SEU) immunity was achieved by storing data on different nodes and through recovery mechanism of the circuit.Improvements on the flip-flop greatly reduced power consumption and enhanced single event transient(SET) immunity.SEU of the circuit was simulated using Spectre.Advices for layout design about single event effect hardening were presented.The flip-flop was fully radiation hardened by using novel triple-height layout arrangement and all-around gate NMOS transistor to avoid total dose radiation effects,and adding double guard ring to avoid single event latch-up(SEL).
出处 《微电子学》 CAS CSCD 北大核心 2013年第1期65-69,共5页 Microelectronics
关键词 单粒子效应 辐照加固 双互锁存储单元 触发器 Single event effect Radiation-hardness DICE Flip-flop
  • 相关文献

参考文献11

  • 1HUGHES H L,BENEDETTO J M. Radiation effects and hardening of MOS technology:devices and circuits[J].IEEE Transactions on Nuclear Science,2003,(03):500-521.
  • 2MITRA S,NORBERT S,ZHANG M. Robust system design with built-in soft-error resilience[J].Computer,2005,(02):43-52.doi:10.1109/MC.2005.70.
  • 3BAUMANN R C. The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction[A].San Francisco,CA,USA,2002.329-332.
  • 4HENTSCHKE R,MARQUES F,LIMA F. Analyzing area and performance penalty of protecting different digital modules with Hamming code and triple modular redundancy[A].Porto Alegre,Brazil,2002.95-100.
  • 5BESSOT D,VELAZCO R. Design of SEU-hardened CMOS memory cells:the HIT cell[A].St Malo,France,1993.563-570.
  • 6SHI Q,MAKI G. New design techniques for SEU immune circuits[A].Albuquerque,NM,USA,2000.
  • 7CALIN T,NICOLAIDIS M,VELAZCO R. Upset hardened memory design for submicron CMOS technology[J].IEEE Transactions on Nuclear Science,1996,(06):2874-2878.doi:10.1109/23.556880.
  • 8GADLAGE M J,SCHRIMPF R D,EATON P H. Single event transient pulse widths in digital microcircuits[J].IEEE Trans Nuc1 Sci,2004,(06):3285-3290.
  • 9BAZE M P,HUGHLOCK B,WERT J. Angular dependence of single event sensitivity in hardened flip/flop designs[J].IEEE Transactions on Nuclear Science,2008,(06):3295-3301.
  • 10ALEXANDER D R. Design issues for radiation tolerant microcircuits for space[A].Indian Wells,CA,USA,1996.

同被引文献41

引证文献5

二级引证文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部