期刊文献+

nMOSFET中衬底偏压对衬底电流的影响研究

Effect of Substrate Bias on Substrate Current in nMOSFET
下载PDF
导出
摘要 研究了基于90nm CMOS工艺的nMOSFET中正负衬底偏压VB对衬底电流IB的影响。衬底电流IB在0V<VG<1V时变化比较明显,IB随VB正偏压的增加而增大,随VB负偏压的增加而减小。这是因为在这一区间内对IB起主导作用的漏电流ID主要为亚阈值电流,而VB对与亚阈值电流紧密相关的阈值电压VTH会产生较大影响。进一步研究发现,衬底电流峰值IBMAX与VB在半对数坐标下呈线性关系。实验结果验证了VB对IB的这一影响机制在不同VD下的普适性。给出了相关的物理机制。 Effects of substrate bias VB on substrate current IB in 90 nm nMOSFET were studied.IB changed significantly for 0 VVG1 V,and IB increased with increasing positive VB and decreased with increasing negative VB.This was ascribed to the fact that VB had great effect on threshold voltage VTH,which was closely related to sub-threshold current,while drain current ID,which dominated IB in this VG region,mainly came from sub-threshold current.Moreover,the peak substrate current IBMAX varied linearly with VB in semi-logarithmic coordinates.This mechanism of VB effect on IB was validated for different VD,and related physical mechanism was presented.
出处 《微电子学》 CAS CSCD 北大核心 2013年第1期103-106,共4页 Microelectronics
基金 陕西省教育厅专项科研基金资助项目(11JK0902) 西安市应用材料创新基金资助项目(XA-AM-201012)
关键词 衬底电流 亚阈值电流 NMOSFET 衬底偏压 Substrate current Sub-threshold current nMOSFET Substrate bias
  • 相关文献

参考文献9

  • 1王俊,王磊,董业民,邹欣,邵丽,李文军,杨华岳.高压双扩散漏端MOS晶体管双峰衬底电流的形成机理及其影响[J].物理学报,2008,57(7):4492-4496. 被引量:4
  • 2陈勇,杨谟华,于奇,王向展,李竟春,谢孟贤.一种抗热载流子退化效应的新型CMOS电路结构[J].电子学报,2000,28(5):65-67. 被引量:4
  • 3STARKOV I,CERIC H,TYAGINOV S. Analysis of worst-case hot carrier conditions for n-type MOSFET[A].Trento,Italy,2011.197-200.
  • 4王彦刚,许铭真,谭长华,段小蓉.恒压应力下超薄栅nMOSFET软击穿后的衬底电流特性[J].Journal of Semiconductors,2005,26(5):999-1004. 被引量:3
  • 5ZHANG Z,KAVOUSIANOS X,CHAKRABATRTY K. A robust and reconfigurable multi-mode power gating architecture[A].Chennai,India,2011.280-285.
  • 6AGRWAL K,VENKATESWARLU V,ANVEKAR D. A level shifter for deep-submicron node using multi-threshold technique[A].Trivandrum,India,2011.925-929.
  • 7ARORA N D,SHARMA M S. MOSFET substrate current model for circuit simulation[J].IEEE Transactions on Electron Devices,1991,(06):1392-1398.
  • 8BHUYAN M H,KHOSRU Q D M. An analytical subthreshold drain current model for pocket implanted nano scale n-MOSFET[J].J Elec Dev,2010.263-267.
  • 9KURSIN V,FRIEDMAN E G. Multi-voltage CMOS circuit design[M].England,Chichester.John Wiley & Sons,Ltd,2006.

二级参考文献32

  • 1朱志炜,郝跃,马晓华,曹艳荣,刘红侠.Snapback应力引起的90nm NMOSFET’s栅氧化层损伤研究[J].物理学报,2007,56(2):1075-1081. 被引量:4
  • 2陈海峰,郝跃,马晓华,唐瑜,孟志琴,曹艳荣,周鹏举.超薄栅下LDD nMOSFET器件GIDL应力下退化特性[J].物理学报,2007,56(3):1662-1667. 被引量:6
  • 3Okada K, Kawasaki S, Hirofuji Y. New experiment findings on stress induced leakage current of ultra thin silicon dioxides. Int Confon Solid State Devices and Materials,1994:565
  • 4Depas M,Nigam T,Heyns M M. Soft breakdown of ultra-thin gate oxide layers. IEEE Trans Electron Devices, 1996,43 (9): 1499
  • 5Sune J,Wu E Y,Jimenez D, et al. Statistics of soft and hard breakdown in thin SiO2 gate oxides. Microelectronics Reliability,2003,43(8) :1185
  • 6Lin W H, Pey K L, Dong Z, et al. The statistical distribution of percolation current for soft breakdown in ultrathin gate oxide. IEEE Electron Device Lett, 2003,24 (5): 336
  • 7Crupi F,Degraeve R, Groeseneken G, et al. On the properties of the gate and substrate current after soft breakdown in ultrathin oxide layers. IEEE Trans Electron Devices, 1998,45 (11) :2329
  • 8Wu E Y,Stathis J H, Han L K. Ultra-thin oxide reliability for ULSI applications. Semicondor Science Technology, 2003,15: 425
  • 9Li Wei,Yuan J S,Chetlur S,et al. An improved substrate current model for deep submicron MOSFETs. Solid State Electron, 2000,44:1985
  • 10Gao X,Liou J J,Bernier J,et al. An improved model for substrate current of submicron MOSFETs. Solid State Electron, 2002,46:1395

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部