期刊文献+

不规则2D Torus体系结构与路由算法

Research on Irregular 2D Torus System Structure and Routing Algorithm
下载PDF
导出
摘要 2D Torus拓扑结构可以简单地分为n×n的规则Torus和m×n的不规则Torus。在研究规则Torus拓扑结构的基础上,首先将约翰逊编码运用于不规则的2D Torus节点编码中,对m×n的不规则Torus拓扑结构中的平均延时和理想吞吐量进行了理论上的评估,并提出了一种基于不规则Torus的新的静态路由算法:TE-XY路由算法。最后运用NS2网络仿真软件对其和TXY路由算法进行了仿真和比较。实验结果显示,新的路由算法可以有效地提高吞吐量,并在大规模数据传输时不容易造成阻塞,表现了较好的性能。 2D Torus topology can be simply divided into nxn of the rules Torus and mxn irregular Torus. Fristly, in the research rules Torus based on topology structure, Jonhson Code is used to the node coding of irregular 2D Torus topology. And average Latency and ideal throughput is discussed in theory of m xn irregular Torus, and puts forward the evaluation based on irregular Torus new static routing algorithm:TE-XY routing algorithm. Finally using NS2 network simulation software simulates and compares with XY routing algorithm. Experimental results show that the new routing algorithm can improve the throughput, and large-scale data throughput by blocking transmission not easy, shows better performance.
出处 《火力与指挥控制》 CSCD 北大核心 2013年第2期18-21,共4页 Fire Control & Command Control
基金 国家自然科学基金(61179036) 中国博士后科学基金资助项目(20090461419)
关键词 片上网络(NoC) NS2仿真 路由算法 平均延时 吞吐量 Network on Chip (NoC), NS2 simulation, routing algorithm, average latency,throughput
  • 相关文献

参考文献8

二级参考文献31

  • 1Bjerregaard T, Mahadevan S. A Survey of Research and Practice of Network-on-Chip. ACM, 2006 : 3-15
  • 2Nickray M, Dehyadgari M, Afzali-Kusha A. Power and delay optimization for network on chip. Circuit Theory and Design, 2005 (3) : 273-276
  • 3Rantala V. Network on Chip Routing Algorithms. TUCS Technical Report. No 779. 2006(8) : 10-12
  • 4Dally W, Towles B. Route packets, not wires: on-chip intereonnection networks // Proc. the Design Automation Conference. 2001 : 684-689
  • 5Rao M V, Chalamaiah Dr N. Hypercube and Its Variant Net - works: A Topological Evaluation//Proceedings of the Eighth International Conference on High-performance Computing in Asiapacific Region. 2005
  • 6Lee T-Y, Hsiung P-A, Chen S-J. TCN : Scalable Hierarchical Hypercubesff Proceedings of the Ninth In ernational Conference on Parallel and Dis ributed Systems, 2002
  • 7Hu Jingcao. DyAD-Smart Routing for Networks-on-chip//Proc. 41' st ACM/IEEE Design Automation Conf. San Diego, CA, 2004
  • 8Kim J, Park D, Theocharides T, et al. A low latency router supporting adaptivity for on-chip interconnects//Proc, of the Design Automation Conf. 2005:559-564
  • 9Bononi L, Concer N. Simulation and analysis of network on chip architectures: Ring, spidergon and 2D mesh // Proc. of the Design, Automation and Test in Europe. 2006
  • 10Wu Chang, Li Yubai, Chai Song. Design and Simulation of a TorusStructure and Route Algorithm for Network on Chip[C]//Proc. of the 7th International Conference on ASIC. Guilin, China: [s. n.], 2007.

共引文献34

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部