期刊文献+

一种应用于SpaceWire路由器动态部分重构的容错技术 被引量:3

Dynamic partial reconfiguration fault-tolerant technology applied in SpaceWire router
下载PDF
导出
摘要 为满足航天器有效载荷间高速数据多路传输未来发展和空间抗辐射的需求,研究了一种应用于SpaceWire路由器动态部分重构的容错技术。在SpaceWire总线标准网络层分析的基础上,对cell矩阵无阻塞路由增添HanMing编码实现纠一检二,当检测出大于一个错误不能纠正时,采用局部重构的方式对有误的单个cell单元进行三重冗余重构,同时采用Partition Pin来代替传统的总线宏作为静态模块和动态模块的传输枢纽,并对容错前后路由器的资源和延时时间进行了评估和比较。实验结果表明,比将整个路由cell矩阵三模冗余,该方法能够节约硬件资源和减少延迟时间。 In order to meet the needs of high-speed multiplexing of data in aerospace applications and space radiation, this paper presented a dynamic partial reconfiguration fault-tolerant technology applied in the SpaceWire router. Based on the anal- ysis of SpaceWire bus standard network layer, it added HanMing coding to the cell matrix non-blocking routing to achieve cor- rect one error and detect two errors. If there was more than one error, the single error cell would be reconfigured by triple- modular redundancy, it used which Partition Pin as transmission hub between static modules and dynamic modules instead of bus macro. At last, assessed and compared the resources and time delay of the router before and after the fault-tolerant. The experiment result demonstrates that, compared with three module redundancy for the entire cell matrix, the method can save hardware resource and reduce the delay time.
出处 《计算机应用研究》 CSCD 北大核心 2013年第3期703-705,共3页 Application Research of Computers
基金 国家自然科学基金资助项目(60871009) 南京航空航天大学基本科研业务费专项科研基金资助项目(NN2012088)
关键词 三模冗余 部分重构 SpaceWire路由器 PARTITION PIN triple modular redundancy(TMR) partial reconfiguration SpaceWire router Partition Pin
  • 相关文献

参考文献14

  • 1ECSS. Space Engineering: SpaceWire-Links nodes, routers and net- works( ECSS-E-50-12A) [ S].
  • 2ECSS. Space Engineering: SpaceWire-Links, nodes, routers and net- works( ECSS-E-ST-50-12C) [ S].
  • 3MAO Chun-jing, GUAN Yong, ZHANG Jie. On-board spacewire router for space mission [ C ]//Proc of Asia-Pacific Conference on In- formation Processing. 2009 : 525- 528.
  • 4OSTERLOH B. SoCWire user manuel [ EB/OL]. (2009). http:// www. socwire, org.
  • 5SAPONARA S, L' INSALATA N E, BACCHILLONE T, et al. Hard- ware/Software FPGA-based network emulator for high-speed on-board communications [ C ]//Proc of the 1 lth EUROMICRO Conference on Digital System Design Architectures, Methods and Tools. 2008 : 353- 359.
  • 6TONRELLI M, PETRI E, SAPONARA S, et al. Router IP macrocell for radiation tolerant SpaceWire networking [ C ]//Proc of Research in Microelectronics and Electronics. 2006:221 - 224.
  • 7SAPONARA S, FANUCCI L, TONAREFLI M. Radiation tolerant spacewire router for satellite on-board networking [ J ]. Aerospace and Electronic Systems Magazine ,2007,22 ( 5 ) :3-12.
  • 8OSTERLOH B, MICHALIK H, HABINC S A, et al. Dynamic partial reconfiguration in space applications [ C ]//Proc of NASA/ESA Con- ference on Adaptive Hardware and Systems. 2009:3361343.
  • 9OSTERLOH B, MICHALIK H, FIETHE B, et al. Architecture veri- fication of the SoCWire NoC approach for safe dynamic partial recon- figuration in space applications [ C ]//Proc of NASA/ESA Conference on Adaptive Hardware and Systems. 2010 : 1-8.
  • 10OSTERLOH B, MICHALIK H, FIETHE B. SoCWire: a robust and fault tolerant network-on-chip approach for a dynamic reconfigurable system-on-chip in FPGAs [ C ]//LNCS, vo15455. Berlin : Springer-Ver- lag, 2009 : 50- 59.

二级参考文献34

共引文献40

同被引文献17

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部