期刊文献+

VLSI系统级软错误可靠性评价:综述 被引量:1

VLSI system-level soft error reliability evaluation:A survey
下载PDF
导出
摘要 由空间辐射、噪声干扰等环境问题引发的软错误给VLSI设计可靠性带来了严峻挑战。由于目前的软错误保护机制通常都基于冗余,因此,对电路进行完全的软错误保护需要的容错代价十分高昂,只能对设计进行有选择性的保护。软错误可靠性分析是有选择性保护的关键。为了在同时满足多种设计目标的前提下有效部署容错机制,平衡可靠性需求与容错开销,软错误系统级可靠性评价至关重要。按照核心技术的不同,本文对已有的软错误系统级可靠性评价方法进行分类及介绍,并详细分析了各类方法的进展和优缺点,总结了已有方法存在的问题和面临的挑战,指出了未来的发展方向。 The soft error induced by various environment problems, such as radiation and random noise,has emerged as a critical challenge in VLSI designs. Since most of the methods for soft error pro- tection are based on redundancy,the cost of full soft error protection is unacceptable. Thus, the designs can only be selectively protected. The soft error reliability evaluation is the key of selective protection. In order to make cost-effective tradeoff between reliability and various overhead from hardening,the soft er- ror reliability evaluation at system level is crucial. The paper firstly classifies the existing system-level soft error reliability evaluation approaches by their core techniques ~ secondly discusses their development and features~ finally proposes their remained difficult issues and challenges and predicts their future trends.
出处 《计算机工程与科学》 CSCD 北大核心 2013年第3期15-24,共10页 Computer Engineering & Science
基金 国家自然科学基金资助项目(60906009 60773025) 长江学者与创新团队发展计划资助项目
关键词 软错误保护 可靠性分评价 soft error protection reliability evaluation
  • 相关文献

参考文献43

  • 1Mitra S, Karnik T, Seifert N, et al. Logic soft errors in sub- 65nm technologies design and CAD challenges [C]//Proc of Design Automation Conference, 2005 : 2-4.
  • 2唐明,张国平,张焕国.基于汉明纠错编码的AES硬件容错设计与实现[J].电子学报,2005,33(11):2013-2016. 被引量:7
  • 3Leveugle R. Early analysis of fault-based attack effects in se- cure circuits [J]. IEEE Transactions on Computers, 2007,56 (10) : 1431-1434.
  • 4Kogal R,Pinkerton S D, Lie T J, et al. Single-word multiple- bit upsets in static random access devices [J]. IEEE Transac- tions on Nuclear Science, 1993,40(6) : 1941-1946.
  • 5Shivakumar P, Kistler M,Keckler S. W, et al. Modeling the effect of technology trends on the soft error rate of combina- tional logic[C]// Proc of International Conference on De- pendable Systems and Networks, 2002:389-398.
  • 6Leveugle R. A new approach for early dependability evalua- tion based on formal property checking and controlled muta- tion[C]//Proc of IEEE International On-Line Testing sym- posium, 2005 : 260-265.
  • 7Hadjiat K, Leveugle R. Early dependability evaluation: Injec- tion of multiple bit-flips[C]//Proc of Latin-American Test Workshop, 2005 .. 109-114.
  • 8Leveugle R, Hadjiat K. Multi-level fault injections in VHDL descriptions: Alternative approaches and experiments [J]. Journal of Electronic Testing : Theory and Applications (JET- TA), 2003,19(5): 559-575.
  • 9Wang N, Quek J, Rafacz T M, et al. Characterizing the effects of transient faults on a high-performance processor pipeline~C] ff Proc of International Conference on Dependable Systems and Networks, 2004 : 61-72.
  • 10Goswami K,Iyer R, Young L. DEPEND: A simulation-based environment for system-level dependability analysis [J]. IEEE Transactions on Computers, 1997,46 ( 1 ) : 60-74.

二级参考文献8

  • 1Daemen J,Rijmen V.AES Proposal:Rijndael[EB/OL].http://csrc.nist.gov/encyption/aes/rijndael/Rijndael.pdf,2002-05-01.
  • 2Mcloone M,McCanny J V.High performance single-chip FPGA rijndael algorithm implementations[A].Cryptographic Hardware and Embedded Systems (CHES 2001)[C].Heidelberg:Springer-Verlag LNCS2162,2001.65-76.
  • 3Guido Bertoni,Luca Breveglieri,Israel Koren.Error analysis and detection procedures for a hardware implementation of the advanced encryption standard[J].IEEE Transactions on Computers,2003,52(4):492-505.
  • 4Guido Bertoni,Luca Breveglieri,Israel Koren.An efficient hardware-based fault diagnosis scheme for AES:performances and cost[A].Proceedings of 19th IEEE Inter national Symposium on Defect and Fault Tolerance in VLSI Systems[C].IEEE Computer Society,Cannes,France,2004.130-138.
  • 5Johannes Blomer,Jean Pierre Seifert.Fault based cryptanalysis of the advanced encryption standard (AES)[J].Heidelberg:Springer-Verlag LNCS 2742,2003,2742:162-181.
  • 6Karri R,et al.Fault-based side-channel cryptanalysis tolerant rijndael symmetric block cipher architecture[A].Proceedings of the 2001 IEEE Defect and Fault Tolerance in VLSI Systems[C].IEEE Computer Society,San Francisco,CA,USA,2001.418-426.
  • 7Fer nández-Gòmez S,et al.Concurrent error detection in block ciphers[A].Proceedings of the 2000 Inter n.Test Conference[C].IEEE Cat.No.00CH37159,Atlantic City,NJ,USA,2000.979-984.
  • 8周盛雨,陈晓敏.一种纠错编码器的实现[J].电子技术(上海),2003,30(3):10-12. 被引量:7

共引文献6

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部