期刊文献+

基于高速有损信令系统的最大失真分析算法 被引量:3

Peak Distortion Analysis Algorithm Based on the High Speed Lossy Signaling System
下载PDF
导出
摘要 针对一个复杂高速信令通道的有损问题,提出以最大失真分析的算法评估信道。通过对脉冲响应的叠加法,求取高速信号系统最坏眼图及最坏码型。最大失真分析算法是分析信号链抖动和噪声特征的有效工具。仿真结果验证了该算法的有效性,实现了快速、高效、准确地求出系统最坏情况下的眼图和码型。 In view of the complex high speed signaling channel loss problem, this paper puts forward the PDA (Peak Distortion Analysis) algorithm to evaluate the channel. The impulse response of the superposition method is used to obtain the worst eye diagram and the worst pattern of the high speed signal system. The PDA algorithm is a powerful tool for the analysis of jitters and noise characteristics of the signal chain. Simulation results show the effec- tiveness of the algorithm which achieves fast, efficient and accurate calculation of the worst-case eye diagram and pattern of the system.
作者 彭莎莎
出处 《电子科技》 2013年第3期124-127,共4页 Electronic Science and Technology
关键词 最大失真分析 抖动 噪声 最坏眼图 最坏码型 PDA (peak distortion analysis) jitter noise worst eye diagram worst pattern
  • 相关文献

参考文献6

  • 1JOHN W,SONSS,HOWARDLH.高级信号完整性技术[M].张徐亮,译.北京:电子工业出版社,2011.
  • 2BRYAN C.最大失真ISl分析技术(ppt)[M].荷兰:Intel公司电路研究实验室,2007.
  • 3Agilent Technologies Inc. DesignCon [ M ]. USA: Agilent Tech- nologies Inc ,2009.
  • 4Intel Inc. Sandy bridge - EP/EX processor HSPICE * signal integrity model user's guide for DDR3 Interface [ M ]. USA: Intel Inc ,2005.
  • 5孙灯亮.DDR1&2&3信号完整性测试分析技术探析[J].国外电子测量技术,2006,25(9):75-79. 被引量:9
  • 6李洋.眼图综述报告[EB/OL].(2012-09-23)[2012-10-05]httpIWWW.docin.corn.

二级参考文献5

  • 1孙灯亮.DDR总线的失效分析方法探索[Z].2004.
  • 2Agilent Technologies, Inc. High Speed Memory Debug Techniques[Z].2004.
  • 3Double Data Rate (DDR) SDRAM Specification[Z].Jedec solid state technology association, May 2002.
  • 4DDR2 SDRAM Specification[Z].Jedec solid state technology association,Sep. 2003.
  • 5孙灯亮.DDR1&2&3的“读”和“写”眼图分析[Z].2006.

共引文献8

同被引文献24

  • 1Santanu Chaudhuri,James A McCall,Joe H Salmon. Proposalfor BER based specifications for DDR4 [ C]. Austin,TX: E-lectrical Performance of Electronic Packaging and Systems(EPEPS) IEEE 19th Conference,2010.
  • 2GanesK Balamurugan,Bryan Casper. Modeling and analysis ofhigh - speed I/O links [ J]. IEEE Transactions on AdvancedPackaging,2009,32(2) :237 -247.
  • 3Oh D,Lambrecht F,CKang S,et al. Accurate method for ana-lyzing high - speed 1/0 system performance [ C]. Santa Clar-a,CA: Design Conference, 2007.
  • 4Bryan K Casper,Matthew Haycock,Randy Mooney. An accu-rate and efficient analysis method for multi - Gb/s chip 一 to-chip signaling schemes [ C]. Honolulu,HI: Symposium onVLSI Circuits Digest of Technical Papers,2002.
  • 5Arun Reddy Chada,Wu Songping,Fan Jun,et al. Efficientcomplex broadside coupled trace modeling and estimation ofcrosstalk impact using statistical BER analysis for high vol-ume ,high performance printed circuit board designs [ C].Las Vegas, NV : Electronic Components & Technology Confer-ence,2013.
  • 6Li Mike Peng.高速系统设计一抖动、噪声和信号完整性[M].李玉山,潘健,译.北京:电子工业出版社,2009.
  • 7Oh Dan,Yuan Xingchao.高速信令-抖动的建模、分析及预算[M].李玉山,初秀琴,路建民,等,译.北京:电子工业出版社,2013.
  • 8Wu Hsinho,Masashi Shimanouchi, Li Mike Peng. High -speed link simulation strategy for meeting ultra long data pat-tern under low BER requirements [ C]. Santa Clara,CA;IECDesign Conference, 2014.
  • 9Intel. Haswell - EP/EP 4S processor DDR4 HSPICE * sig-nal integrity model user’s guide. [ M]. Santa Clara, CA: IntelConperation ,2013.
  • 10MikePengLi.高速系统设计-抖动、噪声和信号完整性[M].李玉山,潘健,译.北京:电子工业出版社,2009.

引证文献3

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部