期刊文献+

High linearity current communicating passive mixer employing a simple resistor bias

High linearity current communicating passive mixer employing a simple resistor bias
原文传递
导出
摘要 A high linearity current communicating passive mixer including the mixing cell and transimpedance amplifier(TIA) is introduced.It employs the resistor in the TIA to reduce the source voltage and the gate voltage of the mixing cell.The optimum linearity and the maximum symmetric switching operation are obtained at the same time.The mixer is implemented in a 0.25μm CMOS process.The test shows that it achieves an input third-order intercept point of 13.32 dBm,conversion gain of 5.52 dB,and a single sideband noise figure of 20 dB. A high linearity current communicating passive mixer including the mixing cell and transimpedance amplifier(TIA) is introduced.It employs the resistor in the TIA to reduce the source voltage and the gate voltage of the mixing cell.The optimum linearity and the maximum symmetric switching operation are obtained at the same time.The mixer is implemented in a 0.25μm CMOS process.The test shows that it achieves an input third-order intercept point of 13.32 dBm,conversion gain of 5.52 dB,and a single sideband noise figure of 20 dB.
出处 《Journal of Semiconductors》 EI CAS CSCD 2013年第3期86-89,共4页 半导体学报(英文版)
基金 supported by the National High Technology R&D Program ofChina(No.2011AA040102) the National Science and Technology Major Project ofthe Ministry of Science and Technology of China(No.2009ZX01031-002-008-002)
关键词 RFIC passive mixer high linearity current communicating CMOS process RFIC passive mixer high linearity current communicating CMOS process
  • 相关文献

参考文献13

  • 1Gui Guiliang. Research and design of RF chip for S/U dual- band CMMB receiver. Beijing: Graduate University of Chinese Academy of Sciences, 2010.
  • 2Wei H C, Weng R M, Lin K Y. A 1.5 V high-linearity CMOS mixer for 2.4 GHz application. Proceedings of the International Symposium on Circuit and System, Kyoto, 2004, (1): 1-561-4.
  • 3Nam I, Im D, Lim Y W, et al. A low noise and highly linearity wideband CMOS RF front-end circuit for digital TV tuners. IEEE 8th International Conference on ASIC, Changsha, 2009:451.
  • 4Rohde U L, Poddar A K. Unified method of designing ultra- widenband power-efficient and high IIP3, reconfigurable pas- sive FET mixers. IEEE International Conference on Ultra- Widenband, Massachusetts, 2006:477.
  • 5Phan A T, Han S K, Lee S G. Low-power high-linearity 0.13 um CMOS WCDMA receiver front-end. 17th IEEE International Conference on Electronics Circuits and System, Athens, 2011: 1192.
  • 6Pan Z, Jiang P, Zhang L. Low flick noise and high linearity pas- sive mixer in 0.18 um CMOS of direct conversion receiver. Mi- croelectroelectronics & Electronics, Asia Pacific Conferenceon Postgraduate Research, Shanhai, 2009:21.
  • 7Kin N, Aparin V, Larson L E. A resistively degenerated wideband passive mixer with low noise figure and high IIP2. IEEE Trans Microw Theory Tech, 2011, 58(4): 820.
  • 8Garcia L A, Pedro L C, De La F, et al. Resistive FET mixer con- version loss and IMD optimization by selective drain bias. IEEE Trans Microw Theory Tech, 1999, 47(12): 2383.
  • 9Cherazi S, Mirzaei A, Abidi A A. Noise in current- communicating passive FET mixer. IEEE Trans Circuit Syst, 2011, 57(2): 332.
  • 10Komoni K, Sonkusale S, Dave G. Fundamental performance lim- its and scaling ofa CMOS passive double-balance mixer. Circuit and Systems and TAISA Conference, Montreal, 2008:297.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部