期刊文献+

A CMOS low power,process/temperature variation tolerant RSSI with an integrated AGC loop

A CMOS low power,process/temperature variation tolerant RSSI with an integrated AGC loop
原文传递
导出
摘要 A low voltage low power CMOS limiter and received signal strength indicator(RSSI) with an integrated automatic gain control(AGC) loop for a short-distance receiver are implemented in SMIC 0.13μm CMOS technology.The RSSI has a dynamic range of more than 60 dB and the RSSI linearity error is within i0.5 dB for an input power from -65 to -8 dBm.The RSSI output voltage is from 0.15 to 1 V and the slope of the curve is 14.17 mV/dB while consuming 1.5 mA(I and Q paths) from a 1.2 V supply.Auto LNA gain mode selection with a combined RSSI function is also presented.Furthermore,with the compensation circuit,the proposed RSSI shows good temperature-independent and good robustness against process variation characteristics. A low voltage low power CMOS limiter and received signal strength indicator(RSSI) with an integrated automatic gain control(AGC) loop for a short-distance receiver are implemented in SMIC 0.13μm CMOS technology.The RSSI has a dynamic range of more than 60 dB and the RSSI linearity error is within i0.5 dB for an input power from -65 to -8 dBm.The RSSI output voltage is from 0.15 to 1 V and the slope of the curve is 14.17 mV/dB while consuming 1.5 mA(I and Q paths) from a 1.2 V supply.Auto LNA gain mode selection with a combined RSSI function is also presented.Furthermore,with the compensation circuit,the proposed RSSI shows good temperature-independent and good robustness against process variation characteristics.
出处 《Journal of Semiconductors》 EI CAS CSCD 2013年第3期97-104,共8页 半导体学报(英文版)
基金 supported by the Doctoral Scientific Starting Research from the Xi'an Polytechnic University,China the Doctoral Scientific Starting Research from the Xi'an Polytechnic University(No.BS1209)
关键词 LIMITER RSSI AGC temperature compensation limiter RSSI AGC temperature compensation
  • 相关文献

参考文献9

  • 1Huang P C, Chen Y H, Wang C K. A 2-V 10.7 MHz CMOS lim- iting amplifier/RSSi. IEEE J Solid-State Circuit, 2000, 35(10): 1474.
  • 2Khorram S, Rofougaran A, Abidi A A. A CMOS limiting ampli- fier and signal-strength indicator. Symposium on VLSI Circuits Diigzest of Technical Pa-oers, 1995:95.
  • 3Jindal R P. Gigahertz-band high-gain low-noise AGC amplifiers in fine-line NMOS. IEEE J Solid-State Circuits, 1987, 22:512.
  • 4Wu C P, Tsao H W. A 110 MHz 84-dB CMOS programmable gain amplifier with integrated RSSI function. IEEE J Solid-State Circuits, 2005, 40(6): 1249.
  • 5The Y J, Choi Y B, Yeoh W G. A 40 MHz CMOS RSSI with data slicer. ISICIR, 2007:345.
  • 6Kim H S, Ismail M, Olsson H. CMOS limiters with RSSIs tbr bluetooth receivers. MWSCAS, 2001 : 812.
  • 7Gregorian R. Introduction to CMOS op-amps and comparators. A Wiley-Interscience Publication, 1999:190.
  • 8Zhan Chenchang, Wang Wei, Zhou Xiaofang, et al. A new bandgap reference for high-resolution data converters. ICIT, 2007:488.
  • 9Yang C, Mason A. Process/temperature variation tolerant preci- sion signal strength indicator. IEEE Trans circuits Syst 1, 2008, 55(3): 722.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部