期刊文献+

基于改进滑动窗的Turbo译码算法研究 被引量:2

Research on Turbo Decoding Algorithm based on Improved Sliding-window
原文传递
导出
摘要 首先介绍LTE-A系统中Turbo编译码器的结构和译码原理,分析RADIX-4 Turbo译码算法。然后介绍Turbo译码的两种滑动窗算法,并提出一种性能损失较小的改进滑动窗算法。在此基础上,结合并行译码、RADIX-4 Turbo译码算法,提出一种适用于LTE-A系统的Turbo译码算法,并与目前主要的几种Turbo译码算法进行运算复杂度、存储开销方面的比较和性能仿真。比较和仿真结果表明所提出的Turbo译码算法在性能损失较小的同时具有低时延低存储的特性,能够满足LTE-A系统中高速Turbo译码的要求。 This paper describes first the structure of Turbo coder/decoder and the decoding principle of Turbo code in LTE-A system, analyzes RADIX-4 based Turbo decoding algorithm. Then is gives two kinds of sliding window algorithms for Turbo decoding, including an improved sliding window algorithm with fairly little performance loss. And finally based on this improved sliding window algorithm and combined with parallel and RADIX-4 Turbo decoding algorithm, this paper proposes a Turbo decoding algorithm applicable to LTE-A system. Comparison of this the new decoding algorithm with other Turbo decoding algorithms on computational complexity and memory cost is done, and simulation indicates that the proposed turbo decoding algorithm has less performance loss while is of low delay and low memory, and thus could meet the requirements of high-speed Turbo decoder in LTE-A system.
作者 申敏 蔡晓
机构地区 重庆邮电大学
出处 《通信技术》 2013年第3期1-3,共3页 Communications Technology
基金 新一代宽带无线移动通信网国家科技重大专项--TD-LTE-Advanced终端基带芯片工程样片研发(No.2012ZX03001012)
关键词 TURBO 滑动窗 并行译码 RADIX-4 Turbo sliding window parallel decoding RADIX-4
  • 相关文献

参考文献10

  • 1BERROU C, CLAVIEUX A, THITIMAJSHIMAP. Near Shannon Limit Error-correcting Coding and Decoding: Turbo Codes[C].USA:IEEE, 1993:1064-1070.
  • 2杨尧,陈发堂.基于RADIX4算法的Turbo编译码仿真分析[J].重庆邮电学院学报(自然科学版),2006,18(3):330-332. 被引量:2
  • 3ZHANG Cheng, WANG Xuejing, YE Fan, et al.A 400Mb/s Radix-4 MAP Decoder with Fast Recursion Architecture[C].USA:IEEE, 2008:1339-1342.
  • 4黄卉,王辉.高速并行Turbo译码中的交织器技术研究[J].通信技术,2008,41(6):83-85. 被引量:7
  • 5郭璐,薛敏彪,黄莺,黄鹤.Turbo码中交织器的综合性能分析与设计[J].信息安全与通信保密,2006,28(9):72-74. 被引量:4
  • 6张辉,王西强,宋磊,等.一种LTE中进行Turbo译码的方法及Turbo译码器[P].中国,101882933A.2010-06-11.
  • 7VITERBI A J. An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes[C].USA:IEEE, 1998:260 264.
  • 8Yang Sun, Joseph R. Cavallaro. Efficient Hardware Implementation of a Highly-parallel 3GPP LTE/LTE advance Turbo Decoder[J].Integration, the VLSI Journal, 2011, 44(04) :305-315.
  • 93GPP TS 36. 212 V10. 3. 0. Multiplexing and channel coding (Release 10) [S]. USA: 3GPP, 2001.
  • 10刘树军,邓军华,郑建宏.Turbo译码器的log_MAP算法及其实现[J].通信技术,2003,36(2):10-11. 被引量:3

二级参考文献25

  • 1冯芒,阎鸿森.一种低功耗的Turbo码译码算法[J].西安交通大学学报,2004,38(10):1081-1084. 被引量:2
  • 2于秀兰,冉静.Turbo译码的改进算法及其性能分析[J].重庆邮电学院学报(自然科学版),2005,17(1):61-64. 被引量:6
  • 3程履帮,王荣.TD-SCDMA终端系统384 kbps Turbo码译码解决方案[J].电讯技术,2005,45(3):30-33. 被引量:1
  • 4Berrou C, Glavieux A, Thitimajshima P. Near Shannon limit error-correcting coding and decoding: Turbo-codes (1), In Proc. ICC'93[C].Geneva, May 1993: 1064-1070.
  • 5Hsu J, Wang C. A parallel decoding scheme for turbo codes[J]. IEEE int. Conf. On Circuits and Systems (ISCAS'98), Monterey, 1998,4:445-448.
  • 6Seokhyun Yoon, Yeheskel Bar-Ness. k Parallel MAP Algorithm for Low Latency Turbo Decoding[J]. IEEE Commun. Letters, 2002, 6 (07) : 288-290.
  • 7Nimbalker A, Blankcnship T K, Classon B, et al. Contention-free interleavers[C].in Proc. 2004 IEEE International Symposium on Information Theory, Chicago, IL, 2004:54.
  • 8Jaeyoung Kwak, Kwyro Lee. Design of dividable interleaver for parallel decoding in codes[J].Electronics Letters, 2002,38 (22):1362-1364.
  • 9Tarable A, Benedetto S. Mapping interleaving laws to parallel turbo decoder architectures[J].IEEE Communications Letters, 2004, 8(31): 162-164.
  • 10Rostislav Dobkin, Michael Peleg, Ran Ginosar. Parallel Interleaver Design and VLSI Architecture for Low-Latency MAP Turbo Decoder[J].TEEE Transactions on Very Large Scale Integration(VLSI) systems, 2005,13(04): 427-438.

共引文献10

同被引文献16

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部