期刊文献+

基于SAD算法的立体匹配的实现 被引量:10

Implementation of the stereo matching based on SAD algorithm
下载PDF
导出
摘要 利用FPGA并行性计算和合理的流水线设计完成了立体视觉中最核心的部分——立体匹配以及硬件结构,选取SAD区域立体匹配算法,利用补码来实现SAD算法,在算法流程中采用窗口并行和像素串行来完成。在获得视差图时,采用128×128图像对,窗口大小为3×3,视差为24,在系统时钟为50MHz情况下,实现了每秒425帧的处理速度,最后给出了视差图。实验证明,选用FPGA来实现立体匹配系统的设计是可行的,具有一定的鲁棒性。 This paper makes use of the parallelism computation and reasonable pipeline design of FPGA to complete the heart of a part of the stereoscopic vision-stereo matching. The algorithm is based on the sum of absolute differences(SAD), using of com- plement to achieve SAD algorithm.In the process of algorithm ,we use window-parallel and pixel-serial to complete it. It computes the disparity map using 128x128 input images with a maximum disparity of 24 pixels and the chosen block size for the SAD is 3~ 3. With the system clock 50 MHz, it realize the 425 frames per second processing speed, and finally gives the disparity map.It proves that using the FPGA to realize tile stereo matching system design is feasible and has some robustness.
出处 《微型机与应用》 2013年第6期41-43,共3页 Microcomputer & Its Applications
基金 重庆市自然科学基金(CSTC 2010BB0075)
关键词 立体匹西己 区域匹西己 SAD FPGA stereo matching area matching SAD FPGA
  • 相关文献

参考文献6

  • 1STEGERC,ULRICHM,WIEDEMANNC.机器视觉算法与成用[M].杨少荣,等译.北京:清华大学出版社,2008.
  • 2MARRD.视觉计算理论[M].姚国正,刘磊,汪云久,译.北京:科技出版社,1998.
  • 3AMBROSCH K, HUMENBERGER M, KUBINGER W,et a1. Hardware implementation of an SAD based stereo vision algo-rithm [C].Proceedings of the Conference on Computer Vis-ion and Pattern Recognition Workshops,Minneapolis,2007: 1-6.
  • 4CHEN L, Jia Yunde. A parallel reconfigurahle architecture for real-time stereo vision [C]. Proceedings of the inter-national Conference on Embedded Software and Systems, 2009: 32-39.
  • 5HARIY AMA M, KAMEY AMA M. VLSI Processor for Reli-able stereo matching based on window-parallel logic-in-memory architecture[C]. Proceedings of the Symp on VLSI Circuits Digital of Technology Papers, 2004.
  • 6HARIYAMA M, YOKOYAMA N, KAMEYAMA M, et al. FPGA implemetation of a stereo matching processor based on window - parallel> and - pixel- parallel architecture[C]. Proceedings of the IEEE Int. Midwest Symp. on Circ. And SYSI, 2005.

同被引文献73

引证文献10

二级引证文献68

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部