期刊文献+

硅基单电子晶体管的可控制备 被引量:2

Controllable Fabrication of Silicon Based Single-Electron Transistors
下载PDF
导出
摘要 采用电子束曝光、感应耦合等离子体刻蚀和热氧化等工艺技术,通过独特的图形反转设计,即在电子束曝光时采用负的曝光图形,并以电子束曝光的光刻胶作为掩膜进行干法刻蚀,通过后续的干法热氧化等工艺,在磷离子重掺杂的绝缘体上硅基底上成功地制备出单电子晶体管。该方法具有高精度、结构可控、可重复和加工成本低的优点,可作为一种批量制备单电子晶体管的工艺技术。所制备的单电子晶体管在2.6 K到100 K的温度范围内呈现出明显的库仑阻塞效应,导通电阻小于100 kΩ。该单电子晶体管将成为高速、高灵敏度射频电路的关键器件。 Single-electron transistors(SETs) were fabricated on phosphorus doped silicon-on-insulator(SOI) substrate with the electron beam lithography,inductively-coupled plasma etching,thermal oxidation and other processes.The unique design of the pattern inversion was used,i.e.the SET pattern was transferred as a negative in an electron beam(e-beam) lithography step.The photoresist of the electron beam lithography was served as the mask in the dry etching,followed by the dry thermal oxidation and other processes.The method offers advantages of good accuracy,controllability,reproducibility and low cost,allowing for the SET fabrication in batch.The prepared SET exhibits strong Coulomb blockade effect at the temperatures from 2.6 K to 100 K.The on-resistance is less than 100 kΩ,which makes the SET advantageous to be the key device for the high speed and high sensitivity radio-frequency(RF) circuit.
出处 《微纳电子技术》 CAS 北大核心 2013年第3期133-136,171,共5页 Micronanoelectronic Technology
基金 国家自然科学基金资助项目(11074280) 中国科学院科研装备研制项目(YZ201152)
关键词 单电子晶体管(SET) 绝缘体上硅(SOI) 库仑阻塞 电子束曝光 single-electron transistor(SET) silicon-on-insulator(SOI) Coulomb blockade electron beam lithography
  • 相关文献

参考文献18

  • 1GRABERT H, DEVORET M H. Single charge tunneling, Cou- lomb blockade phenomena in nanostuctures [J]. Advanced Ma terials, 1991, 5 (3): 167-172.
  • 2AASSIME A, GUNNARSSON D, BLADH K, et al. Radiofre quency single-electron transistor: toward the shot-noise limit [J]. Appl Phys Lett, 2001, 79 (24) : 4031 - 4033.
  • 3PODD G J, ANGUS S J, WILLIAMS D A, et al. Charge sensing in intrinsic silicon quantum dots [J]. Appl Phys Lett, 2010, 96 (8): 082104-1- 082104-3.
  • 4GUO L J, LEOBANGDUNG E, CHOU S Y, et al. A silicon single-electron transistor memory operating at room tempera- ture [J]. Science, 1997, 275 (5300): 649-651.
  • 5ANRI N, TOSHIRO F, KINJIRO K, et al. Room temperature operation of Si single-electron memory with self-aligned floating dot gate [J]. Appl Phys Lett, 1997, 70 (13): 1742- 1744.
  • 6KIM D H, SUNG S K, LEE J D, et al. Silicon single-electron transistors with sidewall depletion gates and their application to dynamic single-electron transistor logic [J]. IEEE Transac tion on Devices, 2002, 49 (4): 627-635.
  • 7KIM D H, LEE J D, PARK B G. Room temperature Coulomb oscillation of a single electron switch with an electrically formed quantum dot and its modeling [J]. Jpn J Appl Phys, 2000, 39 (4): 2329-2333.
  • 8TAKAHASHI Y, NAGASE M, NAMKFSU H, et al. Fabrica lion technique for Si single-electron transistor operating at room temperature [J]. Electron Lett, 1995, 31 (2): 136- 137.
  • 9ZIMMERMAN N M, HUBER W H, FUJlWARA A, et al. Excellent charge offset stability in a Si-based single-electron tunneling transistor [J]. Appl Phys l.ett, 200I, 79 (19): 3188- 3190.
  • 10BLICK R H, HAUG R J, WEIS J, et al. Single-electron tunneling through double quantum dot: the artificial molecule [J]. Phys Rev: B, 1996, 53 (12): 7899-7902.

同被引文献4

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部