6Renuka H K,Jayashree C N. Design and Computation of Cyclic Redundancy Code for Ethernet Application: an Implementation Using FPGA[J]. World Journal of Science and Technology, 2011,1(8) 68-73.
7Kounavis M E, Berry F L. Novel Table Lookup-Based Algo- rithms for High-Performance CRC Generation[J]. IEEE Trans. on Computer Soeiety,2008,57(11) :1550-1560.
8Sprachmann M. Automatic Generation of Paralle! CRC Circuits [J]. IEEE Design & Test of Computers, 2001,18(3).