期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

基于切分结构的快速布图规划算法 被引量：1

Fast floorplanning algorithm based on Slicing structure
下载PDF
导出
摘要 分析了切分(Slicing)结构的布图产生空白面积的原因,提出了一种直观、快速的确定模块方向的方法,改进了正则波兰表达式的一个邻域构造算子,并采用模拟退火算法实现了Slicing结构布图规划。对MCNC和GSRC的标准电路进行了测试,结果表明所提出的算法在解决Slicing结构的布图规划方面是有效的。 This paper analyzed the reason which caused dead area,and proposed an intuitive and fast approach to determine the direction of each module.It improved an operator to perturb normalized polish expression to generate neighborhood solution,and exploited simulation annealing algorithm to implement the Slicing floorplanning.Experimental results on the commonly use MCNC and GSRC benchmark circuits show that the proposed algorithm is effective and efficient to solve the Slicing floorplaning problems.
作者 杜世民 夏银水 罗佐
机构地区 宁波大学信息科学与工程学院 宁波大学科学技术学院
出处 《计算机应用研究》 CSCD 北大核心 2013年第4期995-998,共4页 Application Research of Computers
基金 国家自然科学基金资助项目(60871022 61041001) 浙江省自然科学基金资助项目(Y1080654 Z1090622) 浙江省教育厅科研项目(Y200906637) 宁波大学学科项目(xk1096)
关键词 布图规划 Slicing结构 正则波兰表达式 模块方向 模拟退火算法 floorplanning Slicing structure normalized polish expression module＇s direction simulated annealing algorithm
分类号 TP391 [自动化与计算机技术—计算机应用技术]
  • 相关文献

参考文献13

  • 1MA Qiang, YOUNG E F Y. Voltage island-driven floorplanning[ C ]// Proc of IEEE/ACM International Conference on Computer-Aided Design. Piscataway: IEEE Press,2007:644- 649.
  • 2SHEN Z C, CHU C C N. Bounds on the number of slicing, mosaic, and general fIoorplans[ J]. IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,2003,22(10) :1354-1361.
  • 3CHAN H H,ADYA S N, MARKO I L. Are floorplan representations important in digital design.'? [ C]//Proc of International Symposium on Physical Design. New York : ACM Press,2005 : 129-136.
  • 4PANG Ying-xin,CHENG C K,YOSHIMURA T. An enhanced pertur- bing algorithm for floorplan design using the O-tree representation [ C ]//Proc of international Symposium on Physical Design. New York : ACM Press ,2000 : 168-173.
  • 5RAHIM H A,AB R A H,ANDALJAYALAKSHMI G,et al. A genetic algorithm approach to VLSI macro cell non-slicing floorplans using bi- nary tree [ C ]//Proc of International Conference on Computer and Communication Engineering. Piscataway : IEEE Press,2008 : 26-31.
  • 6SUN T Y, HSIEH S T,WANG H M,et al. Floorplanning based on particle swarm optimization [ C ]//Proc of Emerging VLSI Technolo- gies and Architectures. Karlsruhe : IEEE Press ,2006:7-11.
  • 7LIN J M,CHANG Yao-wen. TCG:a transitive closure graph-based rep- resentation for non-slicing floorplans[ C] //Proc of the 38th Conference on Design Automation. New York:ACM Press, 2001:764-769.
  • 8TANG C C. Voltage island-aware floorplanning for SoC design [ D ]. Hsinchu : National Tsinghua University,2009.
  • 9张博,李毅.一种改进的VLSI电路有效布局算法[J].计算机工程与应用,2007,43(13):243-245. 被引量：3
  • 10WONG D F, LIU C L. A new algorithm for floorplan design [ C ] // Proc of the 23rd ACM/IEEE Conference on Design Automation. Las Vegas : IEEE Computer Society Press, 1986 : 101-107.

二级参考文献3

共引文献2

同被引文献16

  • 1徐宁,洪先龙,董社勤.BBL布局算法研究[J].计算机辅助设计与图形学学报,2004,16(9):1216-1219. 被引量：5
  • 2Adya S N and Markov I L.Fixed-outline foorplanning:enabling hierarchical design[J].IEEE Transactions on Very Large Scale Integration(VLS1)Systems,2003,11(6):1120-1135.
  • 3Chen Song and Yosihmura Takeshi.A stable fixed-outline floorplanning methodiC].Proceedings of the 2007 International Symposium on Physical Design,Austin,Texas,USA,2007:119-126.
  • 4Yan J Z and Chu Chris.DeFer:deferred decision making enabled fixed-outline floorplanning algorithm[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2010,29(3):367-381.
  • 5He Ou,Dong She-qin,and Bian Ji-nian.A novel fixed-outline floorplanner with zero deadspace for hierarchical design[C].IEEE/ACM International Conference on Computer-Aided Design,San Jose,California,USA,2008:16-23.
  • 6Lin Jai-ming and Hung Zhi-xiong.SKB-Tree:a fixed-outline driven representation for modern floorplanning problems[J].IEEE Transactions on Very Large Scale Integration(VLSI)Systems,2012,20(3):473-484.
  • 7Zhan Yong,Feng Yan,and Sapatnekar S S.A fixed-die floorplanning algorithm using an analytical approach[C].llth Asia and South Pacific Design Automation Conference,Yokohama,Japan,2006:771-776.
  • 8Cong Jason,Romesis Michail,and Shinnerl Joseph R.Fast floorplanning by look-ahead enabled recursive bipartition[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2006,25(9):1719-1732.
  • 9Hoo Chyi-shiang,Jeevan Kanesan,Antipathy Velappa,et al.PPTP:Pre-Post Terminal Propagation in modern fixed-outline soft module VLSI floorplanning design[C].Proceedings of the 10th IEEE International Conference on Semiconductor Electronics,Kuala Lumpur,Wilayah Persekutuan,Malaysia,2012:448-452.
  • 10Chan Kai-chung,Hsu Chao-jam,and Lin Jia-ming.A flexible fixed-outline floorplanning methodology for mixed-size modules[C].18th Asia and South Pacific Design Automation Conference,Yokohama,Japan,2013:435-440.

引证文献1

二级引证文献5

计算机应用研究
2013年 第4期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部