期刊文献+

单处理器多外设实时系统全局能耗优化算法研究 被引量:3

System-wide Energy Minimization for Uni-processor Real-time Systems with Multiple Devices
下载PDF
导出
摘要 在电池供电的实时嵌入式系统中,能耗是系统设计的一个重要研究问题.动态电压调度和动态电源管理是两种重要的节能技术.前者是动态改变处理器电压/频率,降低处理器能耗;而后者是动态调整片外设备的工作模式,减少片外设备能耗.目前只有少量研究把这两种技术综合在一起.本文研究支持这两种技术的嵌入式全系统实时任务节能调度问题.针对连续和离散处理器频率模型,论文分别提出高效的算法,通过计算系统运行的能耗最小处理器最优频率和设备最优空闲时间,来实现全系统综合节能的目的.实验模拟表明本文算法大大优于其他算法. Energy-efficiency has become one of the most important design issues of modem battery-powered real-time embedded sys- tems. Dynamic Voltage Scaling (DVS) and Dynamic Power Management ( DPM } are two efficient techniques for reducing the system-level energy consumption. DVS aims at reducing the processor energy by adjusting the supply voltage/frequency dynamically, while DPM involves putting the off-chip devices to low-power states at run time. In this paper, we investigate the problem of systemwide energy-efficient scheduling for frame-based real-time tasks running on a DVS capable CPU with potentially multiple devices. Several efficient algorithms are proposed to determine the optimal frequency of the processor and idle time of devices resulting in minimum system-wide energy consumption for the continuous and discrete frequency model respectively. Extensive experiments are conducted and the results show that our approach significantly outperforms existing approaches in terms of system-wide energy savings.
出处 《小型微型计算机系统》 CSCD 北大核心 2013年第4期931-935,共5页 Journal of Chinese Computer Systems
基金 国家"八六三"高技术研究发展计划项目(2007AA01Z181)资助 国家自然科学基金项目(60973017)资助
关键词 实时系统 调度 能耗 动态电压调度 动态电源管理 real-time system scheduling energy-efficiency dynamic voltage scaling( DVS} dynamic power management C DPM}
  • 相关文献

参考文献13

  • 1Snowdon D, Ruocco S, Heiser G. Power management and dynamic voltage scaling: myths and facts [ C ]. Proceexiings of the 2005 Workshop on Power Aware Realtime Computing, New Jersey, USA, 2005.
  • 2Kim W, Shin D, Yun H, et al. Performance comparison of dynamic voltage scaling algorithms for hard real-time systems[ C]. Proceed- ings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium ( RTAS ), San Jose, California, USA, 2002:219-228.
  • 3Bellini L, Bogliolo A, De Micheli G. A survey of design techniques for system-level dynamic power-management [ J ]. IEEE Transac- tions on Very Large Scale Integration (VLSI) Systems, 2000,8 (3) :299-316.
  • 4Jejurikar R, Gupta R. Dynamic voltage scaling for system-wide en- ergy minimization in real-time embedded systems [ C ]. Proceedingsof the 2004 International Symposium on Low Power Electronics and Design (ISLPED) ,Newport Beach ,California,USA,2004:78-91.
  • 5Pillal P,Shin K G. Real-time dynamic voltage sca/ing for low-pow- er embedded operating systems[ C ]. Proceedings of the ACM Sym- posium on Operating Systems Principles ( SOSP), Chateau Lake Louise, Banff,Canada,2001:89-102.
  • 6Gruian F, Kuchcinski K. Uncertainty-based scheduling: energy-effi- cient ordering for tasks with variable execution time [ C ]. Proceed- ings of the 2003 International Symposium on Low Power Electron- ics and Design (ISLPED) ,Seoul ,Korea,2003:465-468.
  • 7Qu G. What is the limit of energy saving by dynamic voltage scal- ing [C]. Proceedings of the 2001 ence on Computer-aided Design USA,2001:560-563. IEEE/ACM International Confer- ( ICCAD ) , San Jose, California,.
  • 8Chen J, Kuo C. Energy-efficient scheduling for real- time systems on dynamic voltage scaling (DVS) platform[ C]. In 13th IEEE In- ternational Conference on Embedded and Real-Time Computing Systems and Applications ( RTCSA), Daegu, Korea,2007 : 28 -38.
  • 9Fan X, Ellis C, Lebeck A. The synergy between power-aware mem- ory systems and processor voltage scaling [ C ]. In Workshop on Power-Aware Computing Systems,2003.
  • 10Swaminathan V, Chakrabarty K. Energy-conscious, deterministic I/ O device scheduling in hard real-time systems [ J ]. IEEE Transac- tions on Computer-Aided Design of Integrated Circuits and Sys- tems,2003,22 ( 7 ) : 847-858.

二级参考文献11

  • 1Sinharoy B, Kalla R N, Tender J M, et al. Power 5 system micro- architecture [J]. IBM J. Res. Dev, 2005, 49(4/5) :505-521.
  • 2McNairy C,Soltis D. Itanium 2 processor micro architecture [J]. IEEE Micro, 2003,23(02) :44-55.
  • 3Chang J. Cooperative caching for chip multi-processors [ D]. Madison, Wisconsin, USA: University of Wisconsin at Madison, 2007 : 385 -396.
  • 4Liu C, Sivasubramarfiam A, Kandemir M. Organizing the last Line of defense before hitting the memory wall for CMPs[ C]. Proceed- ings of the 10th International Symposium on High Performance Computer Architecture ,2004:176-185.
  • 5Lin J, Lu Q, Ding X, et al. Gaining insights into multi-core cache partitioning: bridging the gap between simulation and real systems [ C]. Proe. of the 14th Int Syrup on High-performance Computer Architecture ( HPCA 14). Salt Lake City, Utah: IEEE, 2008: 367-378.
  • 6Matick R E,HeUer A M I T J. Analytical analysis of finite cache penalty and cycles per instruction of a multiprocessor memory hier- archy using miss rates and queuing theory [J]. IBM Journal Of Research And Development,2001,45 (6) :819-843.
  • 7Christensson M, Eskilson J, et al. Simies:a full system simulation platform [ J]. IEEE Computer,2002,35 (2) :50-58.
  • 8Qureshi M K, Part Y N. Utility based cache partitioning: a low o- verhead, high performance, nmtime mechanism to partition shared caches [ C ]. Proc. of the 3901 Annual IEEE,/ACM Int Symp on Microarchitecture. Orlando, Florida, USA: IEEE,2006:423 -432.
  • 9Kim S, Chandra D, Solihin Y. Fair cache sharing and partitioning in a chip multiprocessor architectuer [ C]. Proc. of PACt 2004. Antibes, Juanles-Pins, France:IEEE, 2004:111-122.
  • 10Iyer R. CQoS: a frame work for enabling QoS in shared caches of cmp platforms [ C]. Proe. of ICS' 04. Malo, France: ACM, 2004:257 -266.

共引文献1

同被引文献15

引证文献3

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部