期刊文献+

BT.656数字视频流的处理及其硬件实现 被引量:7

Processing and Hardware Implementation of BT.656 Digital Video Stream
下载PDF
导出
摘要 BT.656格式数字视频流是一种广泛应用的视频流。然而,显示设备(如LCD液晶显示器、大面阵LED显示屏以及部分微投影器件)仅能直接显示RGB色彩空间的视频信号。BT.656视频流转为RGB视频流要进行解交织、隔行到逐行、色空间转换等处理。文章介绍了BT.656数字视频格式协议,着重阐述了在现场可编程门阵列平台上处理成24位RGB色空间逐行视频的实现方式。利用Verilog-HDL语言进行电路描述,在单片多端口SDRAM时序控制器进行视频数据的储存,并完成后续处理,视频系统在自主研制的微投影系统上进行了验证,实现了24位真彩色852×480、30帧每秒实时处理和传输。文章实现的方案稳定可靠、便于移植、开发周期短,硬件开销小,色空间转换中避免了繁琐的浮点运算,仅占用1 783个逻辑单元。 BT. 656 is a wildly used digital video Stream. However, display devices, such as LCD monitor, LED display area array, as well as part of the micro-projection devices, can only be displayed directly to the video signal of the RGB color space. The conversion from BT. 656 to RGB Video Stream consists processing of de-interleave, interlaced to progressive, color space conversion. BT. 656 protocol was introduced, and platform based on field pro- grammable gate array implementation of the progressive video of the 24-bit RGB color space was expounded. System on Chip which video information was stored by utilizing multi-port SDRAM timing controller, and then in turn to complete the follow-up processing was de signed by Verilog Hardware Hardware Description Language. The system was verified on an independent developed Micro-Projection system, 24-bit true color of resolution up to 852 X 480 at 30 frames per second in real-time processing and transmission was achieved. Then, the system is flexible, reliable, of short development cycle and cost-saving in hardware (merely accounted for 1 783 logic elements), which avoids cumbersome floating-point opera- tions in color space conversion.
出处 《液晶与显示》 CAS CSCD 北大核心 2013年第2期238-243,共6页 Chinese Journal of Liquid Crystals and Displays
基金 国家自然科学基金仪器专项(No.61027014) 深圳市微纳光子信息技术重点实验室开放基金项目(No.MN201114)
关键词 视频处理 现场可编程门阵列 微投影 ADV7181 VERILOG-HDL video processing field programmable gate array micro-projector ADV7181 verilog hardware hardware description language
  • 相关文献

参考文献10

二级参考文献41

  • 1段晓晨,何小刚,程永强.实时视频SDRAM控制器的FPGA设计与实现[J].太原理工大学学报,2006,37(S1):5-8. 被引量:10
  • 2李春杰,李旭春.FPGA设计的思想与方法[J].电测与仪表,2005,42(2):50-52. 被引量:7
  • 3冯丽芳,孙俊,周俊华,陈为军.基于ARM9的网络视频监控系统实现[J].电力自动化设备,2006,26(10):95-97. 被引量:20
  • 4Micron Technology, Inc. MTgMlll_SOC1310_2. fmRev. C 10/04 EN. http.//www.micron. com.
  • 5Digital Display Working Group. Digital Visual Interface Revision 1.0[Z]. 02 April 1999.
  • 6Altera.Avalon Interface Specifications[DB/OL]. [2009-11]. http ://www. altera. com.
  • 7Ahera. Quartus Version 9.1 Handbook[ DB/OL]. [ 2009-11 ]. http ://www.altera.com.
  • 8Altera Video and Image Processing Suite User Guide[DB/OL]. [2009-11]. http ://www. altera. com.
  • 9IAIN E.G.Richardson H264 and MPEG-4 Video Compression[M].John Wiley & Sons Ltd Press, 2003.
  • 10UWE M B.数字信号处理的FPGA实现[M].北京:清华大学出版社,2007.

共引文献64

同被引文献54

引证文献7

二级引证文献26

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部