3[2]Theodore Vorburger,Joseph Fu.In the rough[J].SPIE′s Oemagazine,2002,2(3):31-34.
4[4]SEMI M1-200,Specifications for Polished Monocrystalline Silicon Wafers[S].
5[5]Miller Kirk,Fong David,Dawson Dean.Die-scale wafer flatness:3-dimensional imaging across 20 mm with nanometer-scale resolution[J].SPIE Microlithography,2002,4689:812-816.
6[6]SEMATECH,ESIA,JEITA.International Technology Roadmap for Semiconductors[EB/OL].http://public.itrs.net.,2005-05-21.
7[7]Ravi K V.Wafer flatness requirements for future technologies[J].Future Fab International,2002,7:207-212.
8[8]SEMI M43-0301,Guide for Reporting Wafer Nanotopography,Semiconductor Equipment and Materials International[S].
9[9]SEMI M1.15-0699,Stand for 300 mm Polished Monocrystalline Silicon Wafers (Notched)[S].
