3Turner S E, Chan R T, Feng J T. ROM-based direct digital synthesizer at 24 GHz clock frequency in InP DHBT technology [J]. IEEE Microwave and Wireless Components Letters, 2008,18(8) :566 - 568.
4Tak Geum-Young, Hyun Seok-Bong, Kang Tae Young, et al. A 6.3-9-GHz CMOS fast settling PLL for MB- OFDM UWB applications [J]. IEEE Journal of Solid- State Circuits, 2005,40(8):1671 - 1679.
6Crawford J A. Frequency synthesizer design handbook [M]. [S.l]:Artech House on Demand, 1994.
7Huang Chao, Ren Lixiang, Mao Erke et al. A systematic frequency planning method in direct digital synthesizer (DDS) design [C] /// Proceedings of Wireless Communications and Signal Processing. Nanjing, China: [s.n.], 2009..1-4.
