期刊文献+

硬件事务存储系统研究综述

Hardware Transactional Memory System
下载PDF
导出
摘要 随着多核处理器的发展,硬件平台已经提供了充裕的并行能力,这对软件并行编程提出了更高的要求.传统的基于锁机制的并行编程模型存在着诸多难题.借鉴数据库中事务的思想,人们提出事务存储,旨在提供一种可编程性良好的同步手段.硬件事务存储快速有效的优势使之成为研究的热点.阐述了事务存储的基本概念、执行模型和编程接口.介绍了硬件事务存储系统的三大核心内容,对比了两种典型的硬件事务存储系统.分析讨论了目前硬件事务存储系统研究的热点和难点问题.最后介绍了硬件事务存储研究的平台和测试程序. The development of multi-core processor brings large amount of hardware parallelism for the software, which puts forward higher requirements for the software parallel programming technique. The traditional parallel programming is based on the lock mechanism, but there exists many problems. Transactional memory proposed to improve the programmability is thought as the most promising parallel programming mechanism. Hardware transactional memory is attractive because it's fast and highly efficient. The paper describes the basic concept, execution model and programming interface of transactional memory. Three main functions of hardware transactional memory are introduced and two typical hardware transactional memory systems are shown. The hot research fields and challenges of hardware transactional memory systems are discussed. Finally, a few research platforms and benchmarck workloads are introduced.
出处 《小型微型计算机系统》 CSCD 北大核心 2013年第5期1126-1131,共6页 Journal of Chinese Computer Systems
基金 国家自然科学基金项目(61133004)资助 国家"八六三"高技术研究发展计划项目(2011AA01A205)资助
关键词 事务存储 硬件事务存储 并行编程 多核处理器 transactional memory hardware transactional memory parallel programming multi-core processor
  • 相关文献

参考文献4

二级参考文献55

  • 1何裕南,安虹,郭锐,梁博.OpenCMP:一个支持事务存储模型的多核处理器模拟器[J].计算机科学,2007,34(1):248-254. 被引量:5
  • 2陈嘉,安虹,刘圆,王莉.一种CMP结构上的事务存储编程模型设计[J].计算机仿真,2007,24(6):81-85. 被引量:2
  • 3Herlihy M, Moss J E B. Transactional memory: Architectural support for lock-free data structures//Proceedings of the Annual Symposium on Computer Architecture. San Diego, USA: IEEE, 1993:289-300
  • 4McDonald A et al. Transactional memory: The hardwaresoftware interface. IEEE Micro, 2007, 27(1): 67-76
  • 5Larus J R R, Ravi, Transactional memory. Synthesis Lectures on Computer Architecture, 2007, 2 : 1-220
  • 6Spear M F et al. Conflict detection and validation strategies for software transactional memory//Proceedings of the 20th International Symposium on Distributed Computing (DISC). Lecture Notes in Computer Science. Stockholm, Sweden: Springer Verlag, 2006
  • 7Marathe V J et al. Lowering the overhead of software transactional memory. University of Rochester: Technical Report 893, 2006
  • 8Jaswanth S et al. RSTM: A relaxed consistency software transactional memory for multicores//Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques. Washington DC, USA, 2007: 428- 435
  • 9Dice D, Shalev O, Shavit N. Transactional locking Ⅱ. Distributed Computing, 2006, 4167: 194-208
  • 10Hammond L et al, Programming with transactional coherence and consistency (TCC)//Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems. Boston, MA, United States, 2004:1-13

共引文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部