期刊文献+

一种VLIW循环指令的预取和优化策略

Design and Optimization of a VLIW Loop Instruction Prefetch Structure
下载PDF
导出
摘要 本文提出了一种VLIW处理器的预取和针对循环指令的优化策略.文中重点介绍了预取普通指令和处理循环指令的方法,以及普通预取和循环预取这两种预取模式间的切换方式.基于该设计和优化方案,可以有效减小取指操作的功耗.实验证明,在针对不同的应用上,减少的功耗从40%到90%不等,优化了该VLIW多运算簇DSP处理器的性能. In this paper,we present a novel design of a structure for VLIW instruction prefetching and separating loop instruction from the other program.With this method,we can reduce the power consuming in fetching instruction,which range from 40%to 90%for different applications,and improve the performance of the cluster based DSP processor.
出处 《微电子学与计算机》 CSCD 北大核心 2013年第5期19-22,共4页 Microelectronics & Computer
基金 国家"八六三"计划项目(2009AA011705)
关键词 DSP处理器 VLIW SIMD 指令预取 DSP processor VLIW SIMD instruction prefetch
  • 相关文献

参考文献5

  • 1沈立,戴葵,王志英.以基本块为单位的非顺序指令预取[J].计算机工程与科学,2003,25(4):94-98. 被引量:4
  • 2Zhenqi Wei, Peilin Liu, Ji Kong, et al, Low-power microarchitecture of zero- overhead nested loops in embedded processors [ C]// International Symposium on Intelligent Signal Processing and Communication. China, Chengdu, 2010.
  • 3Yiqiang Ding, Wei Zbang. Loop-based instruction pre- fetching to reduce the worst- case execution time[J].IEEE transactions on computers, 2010,59(6):855-864.
  • 4Jian Wang, Bogong Su, Erh Wen Hu. A scalable loop optimization approach for scalable DSP processors[C] //ICASSP "00 Proceedings of the Acoustics, Speech, and Signal Processing, 2000. on IEEE International Conference USA: Salt Lake City, 2000.
  • 5Vladim I'r Guzma, Teemu Pitk"anen, Jarmo Takala. instruction buffer with limited control flow and loop nest support[C]//International Conference on Embed- ded Computer Systems: Architectures, Modeling and Simulation. Lebanon:Beirut, IC-Samos, 2011.

二级参考文献6

  • 1R Colwell, R Nix, J O' Donnell, et al. A VLIW Architecture for a Trace Scheduling Compiler[ A ]. Proc of the 2nd Int' 1 Conf on Architectural Support for Programming Languages and Operating Systems[C]. 1987.180 - 192.
  • 2W Hwu, S Mahlke, W Chen, et al. The Superblock: An Effective Technique for VLIW and Superscalar Compilation[ J]. The Journal of Supercomputing, 1993,7:229 - 248.
  • 3C Xia, J Torrellas. Instruction Prefetching of Systems Codes with Layout Optimized for Reduced Cache Misses[ A] .23rd Annual Int' l Symp on Computer Architecture[ C]. 1996.
  • 4N Jouppi. Improving Direct-Mapped Cache Performance by the Addition of a Small Fully Associative Cache and Prefetch Buffers[ A].Proc of the 17th Annual Int'l Symp on Computer Architecture[ C].1990.
  • 5J Pieroe, T Mudge. Wrong-Path Instruction Prefetching[ A ]. 29th Int'l Symp on Microarchitecture[ C]. 1996.165 - 175.
  • 6D Joseph, D Grunwald. Prefetching Using Markov Predictors[ A ].24th Annual Int'l Symp on Computer Architecture[C]. 1990.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部