期刊文献+

基于R-SET结构的逻辑门电路和触发器设计 被引量:3

Design of logic gate and flip-flop based on resistance single-electron transistor structure
下载PDF
导出
摘要 提出一种基于单电子晶体管的新型电路结构——R-SET结构,并从R-SET结构的反相器着手对该结构电路的工作原理和性能进行了分析.构造出基于R-SET结构的或非门、一位数值比较器、SR锁存器和D触发器.通过对各电路进行SPICE仿真,验证了各电路的正确性.最后对R-SET和互补型SET 2种结构的D触发器进行性能比较,得出R-SET结构的D触发器具有结构简单,功耗低,延时小的特点. Based on single-electron transistor, a novel circuit structure named resistance single-electron transistor (R- SET) is brought out. After analyzing the working principle and performance of the inverter on the basis of R-SET structure, NOR,one-bit numerical comparator,SR Latch and D flip-flop are constructed in the R-SET structure. In the analysis process, the circuit is validated by using SPICE. At last, the study shows that R-SET structure of D Flip-Flop has advantages of simple in structure, low power, less propagation delay compared with the SET of com- plementary type.
出处 《浙江大学学报(理学版)》 CAS CSCD 2013年第3期272-275,284,共5页 Journal of Zhejiang University(Science Edition)
关键词 单电子晶体管 R-SET 反相器 或非门 触发器 single-electron transistor(SET) R-SET inverter NOR flip-flop
  • 相关文献

参考文献8

  • 1SUN Y, RUSLI, SINGH N. Room-temperature oper- ation of silicon single-electron transistor fabricated u- sing optical lithography[J]. IEEE Trans on Nanoteehn- ology,2011,10(1) :96-98.
  • 2MIYAJI K, SAITOH M, HIRAMOTO T. Compact analytical model for room temperature operating silicon single-electron transistors with discrete quantum ener- gy levels[J]. IEEE Trans on Nanoteehnology, 2006,5 (3):167-173.
  • 3吴训威,陈偕雄,F.P.Prosser.基于传输函数理论的四值CMOS电路[J].中国科学(A辑),1989,20(5):528-536. 被引量:6
  • 4章专,申屠粟民,魏齐良.基于传输电压开关理论的单栅极SET电路设计[J].浙江大学学报(理学版),2012,39(3):293-296. 被引量:3
  • 5VENKATARATNAM A, GOEL A. Novel designs of NOR2 and NOR3 logic gates using single electron tran- sistors [ C ]//Proceedings of 2004 IEEE International Conference on Semiconductor Electronics. Kuala Lum- pur: IEEE,2004 : 108-111.
  • 6LIENTSCHNIG G, WEYMANN I, HADLAY P. Simulating hybrid circuits of single-electron tran- sistors and field-effect transistors[J]. Japanese Jour- nal of Applied Physics,2003,42(10) :6467-6472.
  • 7LIKHAREV K. Single-electron devices and their ap- plication[J]. IEEE Proceedings of the IEEE, 1999,87 (4) :606-632.
  • 8李芹,蔡理,吴刚.一种新型的单电子数值比较器[J].浙江大学学报(理学版),2010,37(1):59-62. 被引量:2

二级参考文献16

  • 1刘河潮,蔡理,王森.一种基于多输入单电子晶体管的比较器电路[J].微电子学,2005,35(1):59-62. 被引量:2
  • 2吴训威,陈偕雄,F.P.Prosser.基于传输函数理论的四值CMOS电路[J].中国科学(A辑),1989,20(5):528-536. 被引量:6
  • 3ZHANG W C, WY N J, HASHIZUME T. Novel hybrid voltage controlled ring oscillators using single electron and MOS transistors [J]. IEEE Trans on Nanoteehnology, 2007,6 ( 2 ): 170 - 175.
  • 4PARKKS, KIMSJ, BAEK IB, et al. SOI single-electron transistor with low RC delay for logic cells and SET/FET hybrid ICs [J]. IEEE Trans on Nanotechnology, 2005,4(2) : 242-248.
  • 5MAHAPPATRA S, ADRIAN M I. Realization of multiple valued logic and memory by hybrid SETMOS architecture[J]. IEEE Trans on Nanotechnology, 2005, 4(6) :705-714.
  • 6INOKAWA H, FUJIWARA A, TAKAHASHI Y. A multiple-valued logic and memory with combined single- electron and metal-oxide-semi-conductor transistors [J]. IEEE Trans on Electron Deviees, 2003, 50(2):462- 470.
  • 7LI Q, CAI L, ZHOU Y J, et al. Design and simulation of logic circuits by combined single-electron/MOS transistor structures [C]//Proceedings of the 3th IEEE NEMS, January 6-9, 2008, Sanya, China, 210-214.
  • 8MAHAPATRA S, VAISH V, WASSHUBER C. Analytical modeling of single electron transistor for hybrid CMOS-SET analog IC design[J]. IEEE Trans on Electron Devices, 2004,51(11) :1772-1781.
  • 9SUN Y,RUSLI,SINGH N. Room-temperature operation of silicon single-electron transistor fabricated using optical lithography[J].IEEE Transactions on Nanotechnology,2011,(01):96-98.
  • 10SHIN S,JUNG C,PARK B. Si-based ultrasmall multiswitching single-electron transistor operating at room-temperature[J].Applied Physics Letters,2010,(10):103101-103103.

共引文献8

同被引文献9

引证文献3

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部