期刊文献+

新型毛刺电压检测电路设计与实现 被引量:1

Design and Implementation of Novel Power Glitch Detector
原文传递
导出
摘要 随着电网的信息化、数字化、自动化和互动化的发展,要求智能电网能够通过电子终端将用户之间、用户和电网公司之间形成网络互动和即时连接,实现数据实时、高速的采集和读取。网络的互联和信息的采集因受到越来越多的安全攻击而面临着信息安全问题。毛刺电压攻击是最常见的一种故障注入攻击方式,它是通过突然改变供电电压的方式对安全设备进行恶意攻击,使其进入错误运行状态进而获得其所包含的机密信息。该方案提出了一种针对毛刺电压攻击的防御电路,该电路首先将毛刺电压采集进来;其次对该毛刺电压进行运算处理,将处理之后的毛刺电压和基准电压进行比较来判断该攻击是否构成攻击;最后将构成攻击的报警信号锁存以供系统进行处理。通过数学运算和实际电路仿真得出,本电路具有不受被攻击电压直流值的影响、功耗小、检测毛刺电压信号的频率范围宽的特点。因此,可以广泛应用于智能卡、智能终端和电力采集终端中,避免了在信息采集的过程中由于受到毛刺电压攻击而造成信息泄露。 With the development of informatization, digitization, automation and interaction, smart grid is required, through electronic terminals of between the users and power grid corporation, to realize interaction and immediate connection and implement real-time and high-speed data collection and reading. Network interconnection and information collection, due to the growing security attacks, are encountered with serious infosec problem. Power glitch attack, that is, the sudden change of power-supply voltage, is the most common attack mode, this mode, through injecting faults into the electronic device, makes the security device in a wrong operation state and thus obtains the confidential information. This paper proposes a novel detector for capturing these malicious attacks. The detector first samples the power glitch signal, then through comparing the sampled signal with the reference voltage after operation process, determines whether the glitch signal could constitute an attack or not, and finally, if the glitch signal constitutes an attack, the detector would generate and latch the alarm signal for system processing. Mathematical derivation and simulation results indicate that this detector is low in power consumption, not affected by the attacked DC voltage, and could detect wide glitch frequency range. Therefore, the detector could be widely applied in the smart card, smart terminal and power acquisition terminal, thus avoiding the information disclosure the power glitch attack.
出处 《信息安全与通信保密》 2013年第5期62-65,71,共5页 Information Security and Communications Privacy
关键词 电压毛刺检测 毛刺攻击 安全设备 智能卡 voltage glitch detector glitch attack security device smart card
  • 相关文献

参考文献15

  • 1段晓毅,李莉,武玉华,靳济芳.最新电压毛刺(Power Glitch)攻击与防御方法研究[J].计算机科学,2011,38(B10):428-431. 被引量:5
  • 2马哲.一种防电源毛刺攻击的检测电路[P]中华人民共和国,20091008870672011.
  • 3KIM Chan-Yong,JUN Sang-Joo,KIM Eui-Seun. Volt(a)ge Glitch Detection Device and Method for Securing Integrated Circuit Device from Voltage Glitch Attack[P].United States,US007085979B2,2006.
  • 4YAMAMURA Hideho,MARU Naoki. Over Voltage Detection Circuit,and Power Source Circuit,Power Supply System and Electronic Apparatus Using the over Voltage Detection Circuit[P].United States,US007372683B2,2008.
  • 5BRETSCHNEIDER Ernst. Circuit for the Detection of Short Voltage Glitches in a Supply Voltage[P].United States,US20020186038A1,2002.
  • 6WOO Jae-Hyuck,LEE Jae-Goo. Supply Voltage Removal Detecting Circuit,Display Device and Method for Removing Latent Image[P].United States,US007453290B2,2008.
  • 7BAKER R-Jacob;LI Harry-W;BOYCE David-E;陈中健.CMOS 电路设计布局与仿真[M]北京:机械工业出版社,2006525-550.
  • 8RAZAVI Behzad;陈贵灿;程军;张瑞智.模拟CMOS集成电路设计[M]西安:西安交通大学出版社,2003310-330.
  • 9阎石.数字电子技术基础[M]北京:高等教育出版社,1998319-323.
  • 10池保勇.模拟集成电路与系统[M]北京:清华大学出版社,2009396-430.

二级参考文献16

  • 1Koeher P C. Timing Attacks on Implementations of Diffie-Hellman,RSA, DSS, and Other Systems[C]//Koblitz N, ed. Advances in Cryptology-CRYPTO ' 96, 16th Annual International Cfyptology Conference. Santa Barbara, California, USA, August 1996 : 18-22.
  • 2Boneh D, DeMiUo R, Lipton R. On the importance of checking cryptographic protocols for faults[J]. Cryptol, 2001,14(2) : 101-119.
  • 3Skorobogatov S P. Semi-invasive attacks-A new approach to hardware security analysis[R]. Computer laboratory, University of Cambridge, 2005.
  • 4Bar-El H, Choukri H, Naccache D, et al. The Sorcerer's Apprentice Guide to Fault Attacks[J]. Proceedings of the IEEE, 2006,92(2):370-382.
  • 5Boneh D, DeMillo R A, Lipton R J. On the importance of eliminating errors in cryptographie computations [J]. Journal of Cryptology, 2001,1442) : 101-119.
  • 6Schmidt J-M, Herbst C. A Practical Fault Attack on Square and Multiply[C]//Fault Diagnosis and Tolerance in Cryptography (FDTC08). Washington I)C, USA, August 2008,10 : 53-58.
  • 7Kommerling O, Kuhn M. Design principles for tamper resistant smartcard processors[C]//Proc. USENIX Workshop on Smartcard Technology, 1999 : 9-20.
  • 8Kim E S,Kim J H. Voltage glitch detection circuits and methods thereof[P]. US Patent Office, US007483328B2, Pub. Date:Jan. 2009.
  • 9Kim C Y, Jun S J, Kim E S. Voltage-glitch detection device and method for securing integrated circuit device from voltage glitch attack[P]. US Patent Office, US 20030226082A1, Pub. Date: Dec. 2003.
  • 10Yanci G, Pickles A, Arslan S, et al. Detecting Voltage Glitch Attacks on Secure Devices[C]//ECSIS Symposium on Bio-inspired Learning and Intelligent Systems for Security (BLISS ' 08 ). Aug. 2008 : 75-80.

共引文献4

同被引文献12

  • 1Ernst D,Kim N S,Das S,et al.Razor:a low-power pipeline based on circuit-level timing speculation[C]∥Proc of 36th International Symposium on Microarchitecture.[s.l.]:IEEE,2003:7-18.
  • 2Sato T,Kunitake Y.A simple flip-flop circuit for typical-case designs for DFM[C]∥Quality Electronic Design Isqed International Symposium on.San Jose,CA:IEEE,2007:539-544.
  • 3Sato T,Kunitake Y.Critical issues regarding a variation resilient flip-flop[C]∥Proc of 14th Workshop on Synthesis and System Integration of Mixed Information Technologies.Seoul:IEEE,2007:15-16.
  • 4Bowma K.A 45nm resilient microprocessor core for dynamic variation tolerance[J].IEEE Journal of Soild-State Circuits,2011,46(1):194-208.
  • 5Bowman K.Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance[J].IEEE Journal of Soild-State Circuits,2009,44(1):49-63.
  • 6Kamil G.Power supply glitch attacks:design and evaliation of detection circuits[C]∥Proc of 2014IEEE International Symposium on Hardware-Oriented Security and Trust(HOST).Arlington,VA:IEEE,2014:136-141.
  • 7Tschanz J,Bowman K,Walstra S,et al.Tunable replica circuits and adaptive voltage-frequency techniqu dynamic voltage,temperature,and aging variation tolerance[C]∥Proc of Vlsi Circuits,Symposium on.Kyoto:IEEE,2009:112-113.
  • 8Srinivasan V,Brooks D,Gschwind M,et al.Optimizing pipelines for power and performance[C]∥Microarchitecture,Proceedings of Annual IEEE/ACM International Symposium on.[s.l.]:IEEE,2002:333-344.
  • 9Das B P,Onodera H.Warning prediction sequential for transient error prevention[C]∥Proc of 2012IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems(DFT).Kyoto:IEEE,2010:382-390.
  • 10Djellid-Ouar A,Cathebras G,Bancel F.Supply voltage glitches effects on CMOS circuits[C]∥Proc of Design and Test of Integrated Systems in Nanoscale Technology,International Conference on.Tunis:IEEE,2006:257-261.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部