期刊文献+

FPGA位流解析及电路还原方法 被引量:1

Method of Bitstream Resolving and Circuit Recovering of FPGA
下载PDF
导出
摘要 根据Xilinx公司FPGA芯片的位流配置关系,提出一套完整的自动化解析方法,包括单配置点与位流配置关系,以及基于分布式架构的海量脚本分析。采用电路逆向还原方式,完成位流文件逆向还原私有电路描述(NCD)网表文件工具Bit2NCD开发。以Spartan2芯片系列为例进行实验验证,结果表明,采用该电路还原方法所获得的位流配置数据正确且完整。 This paper presents a complete and automatic method to resolve the relationship between bitstream and circuit configuration of Xilinx Field Programmable Gate Array(FPGA). Including method for analyzing relationship between single Programmable Point(PP) and bitstream data, and method for analyzing mass scripts based on distributed architecture. Using circuit recovering method, a Bit2NCD tool is developed, which can reverse the bitstream file to Native Circuit Description(NCD) netlist file. A demonstration on Spartan2 chip verifies the circuit recovering method is feasible, and the configuration data is correct and complete. [Key words | Field Programmable Gate Array(FPGA); bitstream resolving; circuit recovering; Native Circuit Description(NCD); Programmable Point(PP); Bit2NCD tool
作者 吴强 张逸中
出处 《计算机工程》 CAS CSCD 2013年第5期305-308,共4页 Computer Engineering
关键词 现场可编程门阵列 位流解析 电路还原 私有电路描述 可配置点 Bit2NCD工具 Field Programmable Gate Array(FPGA) bitstream resolving circuit recovering Native Circuit Description(NCD) Programmable Point(PP) Bit2NCD tool
  • 相关文献

参考文献10

  • 1Compton K, Hauck S. Reconfigurable Computing: A Survey of Systems and Software[J]. ACM Computing Surveys, 2002, 34(2): 171-210.
  • 2Donthi S, Haggard R L. A Survey of Dynamically Reconfigurable FPGA Devices[C]//Proc. of the 35th Southeastern Symposium on System Theory. [S.l.]: IEEE Press, 2003.
  • 3Sekanina L, Arslan T. Evolvable Components -From Theory to Hardware Implementations[J]. Genetic Programming and Evolvable Machines, 2005, 6(4): 461- 462.
  • 4Steige C- Walder H. Operating Systems for Reconfigurable Embedded Platforms: Online Scheduling of Real-time Tasks[J]. IEEE Transactions on Computers, 2004, 53(11): 1393-1407.
  • 5Sekanina L. Towards Evolvable IP Cores for FPGAs[C]// Proc. of NASA/DoD Conference on Evolvable Hardware. [S. l.]: IEEE Computer Society, 2003: 145-154.
  • 6K-pa K, Morgan F, Braun L, et al. FPGA Analysis Tool High-level Flows for Low-level Design Analysis in Reconfigurable Computing Reconfigurable Computing[C]// Proc. of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications. Berlin, Germany: Springer-Verlag, 2009:62-73.
  • 7Note J B, Rannaud E. From the Bitstream to the Netlist[C]// Proc. of the 16th International ACM/SIGDA Symposium on Field Programmable Gate Arrays. New York, USA: ACM Press, 2008.
  • 8Xilinx. JBits 3.0 SDK for Virtex-11[EB/OL]. (2004-04-08). http://www, xilinx.com/labs/proj ects/jbits/.
  • 9Moradi A, Kasper M, Paar C. On the Vulnerability of FPGA Bitstream Encryption Against Power Analysis Attacks[EB/OL]. (2011-07-19). http://eprint.iacr.org/201 I/ 390.
  • 10Telikepalli A. Is Your FPGA Design Secure?[EB/OL]. (2003-05-16). http://www.xilinx.com/publications/xcellonline.

同被引文献8

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部