期刊文献+

一种高效的门级电路可靠度估算方法 被引量:6

An Efficient Reliability Estimation Method for Gate-level Circuit
下载PDF
导出
摘要 随着半导体技术的不断发展,芯片的集成度越来越高,软差错已经成为影响电路可靠性的关键因素之一。为了有效评估软差错对电路的影响,该文提出一种基于信号取值概率的门级电路可靠度估算方法。首先计算电路所有节点在软差错影响下的取值概率,然后用故障模拟分析电路整体可靠性。通过对基准电路的实验并与概率转移矩阵方法进行比较,该方法在不损失准确度的前提下,在时间与空间开销方面都具有优势,尤其适合估算特定向量和随机向量激励下电路的可靠度。 With the development of semiconductor technologies and integration of chips,soft errors become the key factor influencing circuit reliability.In order to estimate the effects of soft errors,a reliability calculation method of gate-level circuit based on signals’ probability is proposed.All signals’ probabilities under soft errors are calculated first,and then the whole reliability is estimated using fault simulation.The proposed method is compared with the probabilistic transfer matrix approach and benchmark circuit experiments are finished,results show the method has the same accuracy as the Probabilistic Transfer Matrix(PTM) approach,but it needs shorter time and less space,especially suitable for calculation of reliability under specific vector and random vectors.
出处 《电子与信息学报》 EI CSCD 北大核心 2013年第5期1262-1266,共5页 Journal of Electronics & Information Technology
基金 国家自然科学基金(60773207 60673085)资助课题
关键词 VLSI 软差错 概率门模型 概率转移矩阵 电路可靠度 VLSI Soft error Probabilistic gate model Probabilistic Transfer Matrix(PTM) Circuit reliability
  • 相关文献

参考文献2

二级参考文献21

  • 1Kim J S, Nicopoulos C, Vijakrishnan N, et al. A probabilistic model for soft-error rate estimation in combinational logic[A]. Proc. of the 1 st Int' l Workshop on Probabilistic Analysis Techniques for Real Time and Embedded Systems, Pisa[C]. New York: Elsevier, 2034.25 - 31.
  • 2Asadi G, Tahoori M B. An analytical approach for soft error rate estimation in digital circuits[ A]. IEEE Int. Symp. on Circuits and Systems, Kobe [ C ]. Hoboken: John Wiley & Sons, 2005.2991 - 2994.
  • 3Krishnaswamy S, Viamontes G F, Markov I L, et al. Accurate reliability evaluation and enhancement via probabilistic transfer matrices[A]. Proc. of the Design, Automation and Test in Europe Conference and Exhibition, Munich[C ]. New York: ACM Society, 2005.282 - 287.
  • 4Parker K P and McCluskey E J. Probabilistic treatment of general combinational networks [J]. IEEE Trans on Computers, 1975,24(6) :668 - 670.
  • 5Parker K P and McCluskey E J. Analysis of logic circuits with faults using input signal probabilities[ J]. IEEE Trans on Computers, 1975,24(5) : 573 - 578.
  • 6Ogus R C. The probability of a correct output from a combinational circuit [ J ]. IEEE Trails on Computers, 1975,24 (5) : 534 - 544.
  • 7Zarandi H R, Miremadi S G, Ejlali A R. Dependability Analysis Using a Fault Injection Tool Based on Synthesizability of HDL Models[ A]. Proc. of the 18th IEEE Int'l Symp. on Defect and Fault-Tolerance in VLSI Systems, Boston[ C]. Washington De: IEEE Computer Society,2003.485 - 492.
  • 8Leveugle R., Cimonnet:D. ,Ammari A. System-Level Dependability Analysis with RT-Level Fault Injection Accuracy[ A]. 19th IEEE Int'l Symp. on Defect and Fault Tolerance in VLSI Systems, Cannes, France, 2004 [ C ]. Los Alamitos, California: IEEE Computer Society,2004.451 - 458.
  • 9Koren I. Signal reliability of combinational and sequential circuits[A].Proc.of the 7th Int'l Symp. on Fault-Tolerant Computing,Los Angeles[C]. Washington DC: IEEE Computer Society, 1977.162 - 167.
  • 10Kwek K H and Tohma Y. Signal reliability evaluation of self-checking circuits[A] .Proc. of the 10th Int'l Syrup. on Fault- Tolerant Computing, Kyoto[C]. Washington DC: IEEE Computer Society, 1980.257 - 262.

共引文献17

同被引文献81

  • 1王俊,梁华国,黄正峰,吴珍妮,秦晨飞.一种对面积开销有效的组合逻辑选择性加固方案[J].计算机研究与发展,2010,47(S1):173-177. 被引量:2
  • 2黄海林,唐志敏,许彤.龙芯1号处理器的故障注入方法与软错误敏感性分析[J].计算机研究与发展,2006,43(10):1820-1827. 被引量:31
  • 3J F Ziegler,H W Curtis,H P Muhlfeld,et al.IBM experiments in soft fails in computer electronics(1978-1994)[J].IBM Journal of Research and Development,1996,40(1):3-18.
  • 4Han J,Taylor E,Gao J,et al.Reliability modeling of nanoelectronic circuits[A].Proceedings of 5th IEEE Conference on Nanotechnology[C].Nagoya,Japan:IEEE Computer Society,2005.104-107.
  • 5Taylor E,Han J,Fortes J.Towards accurate and efficient reliability modeling of nanoelectronic circuits[A].Proceedings of 6th IEEE Conference on Nanotechnology[C].Cincinnati,OH,USA:IEEE Computer Society,2006.395-398.
  • 6J Han,H Chen,E Boylin.Reliability evaluation of logic circuits using probabilistic gate models[J].Micrcelectronics Reliability,2011,51(2):468-476.
  • 7Krishnaswamy S,Viamontes G F,Markov I L,et al.Accurate reliability evaluation and enhancement via probabilistic transfer matrices[A].Proceedings of Design,Automation & Test in Europe Conference & Exhibition,Munich[C].New York:ACM Society,2005.282-287.
  • 8T Rejimon,K Lingasubramanian,S Bhanja.Probabilistic error modeling for nano-domain logic circuits[J].IEEE Transactions on Very Large Scale Integration Systems,2009,17 (1):55-65.
  • 9Abdollahi A.Probabilistic decision diagrams for exact probabilistic analysis[A].Proceedings of IEEE/ACM International Conference on Computer-Aided Design[C].San Jose,CA,USA:IEEE Computer Society,2007.266-272.
  • 10Sivaswamy S,Bazargan K,Riedel M.Estimation and optimization of reliability of noisy digital circuits[A].International Symposium on Quality Electronic Design[C].San Jose,CA,USA:IEEE Computer Society,2009.213-219.

引证文献6

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部