期刊文献+

ADC中高精度转换序列发生器的设计 被引量:2

The Design of High Precision Conversion Sequence Generation in ADC
下载PDF
导出
摘要 在信号处理过程中,自然界的模拟信号首先要经过A/D转换器(ADC)变换成数字信号,送到DSP中。文章设计了一种高精度的转换序列发生器,能分别单独处理8位数据,并行后能处理16位数据。这意味着ADC每收到一个启动转换请求,模块可以自动执行多次转换。对于每一次转换,可以通过模拟多路开关选择16个可用输入通道中的任何一个。转换结束后,所选通道的转换结果被保存在相应的结果寄存器中。也可以对同一个通道采样多次,允许用户使用"过采样",其较传统的单次采样转换结果提供了更高的精度。该设计为高精度DSP的设计提供了良好的技术基础。 The natural analog signal may turn to digital signal by AD convertor first, and then transport to the DSP, in the process of signal manages. This paper design a high precision conversion sequence generation. It can deal with 8 bits data respectively and 16 bits data in parallel. It means that: ADC received every conversion request; the module will conduct several conversions automatically. Each of conversion, we can choice every input channel through the 16 analog MUX. After the conversion, the results are saved in result- registers. We also can sample several times in a channel precision than traditional single conversion. This work DSP design. Let consumer use pass-sample, which supplied more supplies a good technologic base for high precision
出处 《电子与封装》 2013年第5期12-16,共5页 Electronics & Packaging
关键词 数字信号处理器 数模转换器 转换序列发生器 DSP ADC conversion sequence generation
  • 相关文献

参考文献1

二级参考文献8

  • 1黄飞鹏,王静光,何济柔,洪志良.一种57.6mW,10位,50MS/s流水线操作CMOS A/D转换器[J].Journal of Semiconductors,2005,26(11):2230-2235. 被引量:5
  • 2Haze J, Vrba R. The new low power 10-bit pipelined ADC using novel background calibration technique[J]. IEEE International Workshop on Electronic Design, 2006: 5-9.
  • 3Byeong L J, Seung H L. A 10 b 50 MHz 320mW CMOS A/D converter for video applications[J]. IEEE Transactions on Consumer Electronics, 1999, 45(1): 252-255.
  • 4Li Jian, Yah Jiefeng, Chen Jun, et al. A 59mW 10b 40Msample/s Pipelined ADC[J]. Chinese Journal of Semiconductors, 2005, 26(7) : 1301-1308.
  • 5Lewis S H, Fetterman H S, Gross G F, et al. A 10-b 20Msample/s analog-to-digital converter[J]. IEEE J Solid-State Circuits, 1992, 27(3): 351-358.
  • 6Sumanen L. Pipeline analog-to-digital converters for wide-band wireless communications [D]. Ph D Thesis, Helsinki University of Technology, 2002
  • 7Hurst P J, Lewis S H, Keane J P, et al. Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers [J]. IEEE Trans on Circuits and Systems :Regular Papers, 2004 51(2): 275-285.
  • 8朱臻,王涛,易婷,何捷,洪志良.30兆赫采样频率的采样-保持电路和减法-增益电路的误差分析及设计[J].固体电子学研究与进展,2002,22(1):57-63. 被引量:5

共引文献2

同被引文献8

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部