期刊文献+

混合域实现图像块矩阵变换的CIS像素读出噪声分析

Pixel readout noise analysis of the CMOS image sensor with mixed-signal realizing block-matrix transform
下载PDF
导出
摘要 为了研究双存储像素的读出噪声对混合域实现图像块矩阵变换的CMOS图像传感器(CIS)产生的误差影响,对其进行噪声分析。结合双存储像素的工作时序,对实现图像块矩阵变换过程中由于多次采样和双路存储而增加的kTC噪声、源跟随器的1/f噪声和热噪声进行分析并建立数学模型,总结出双存储像素读出噪声对一次块矩阵变换的误差影响。以二维离散余弦变换为例,通过CHRT 0.35 m标准CMOS工艺电路仿真并结合matlab/simulink对比验证,得出增大存储电容、减小源跟随器宽长比可以降低由于像素读出噪声引起的误差。结果证明,此方法可以有效降低噪声,指导电路设计。 In order to study the error caused by the dual-pixel’s readout noise in the CMOS Image Sensor with mixed-signal realizing block-matrix transform,the noise analysis is presented.With the timing of the dual-pixel,the mathematical model of kTC noise,source follower’s 1/f noise and thermal noise caused by multiple sampling and two signal paths storage is established and the formula of the error caused by the dual-pixel’s readout noise in one block-matrix transform is presented.Testing by circuit simulation with the CHRT 0.35 m standard CMOS process and comparing with Matlab/Simulink verification in two dimension discrete cosine transform(2D-DCT),it is found that increasing the storage capacitor and reducing the W/L of source follower can reduce the error caused by the pixel readout noise.The results show that this method can effectively reduce pixel noise,guidance circuit design.
出处 《电路与系统学报》 北大核心 2013年第2期343-347,389,共6页 Journal of Circuits and Systems
基金 国家自然科学基金(61076024 61036004) 教育部博士点基金(20100032110031)
关键词 CMOS图像传感器 块矩阵变换 双存储像素 噪声 混合信号处理 CMOS image sensor block-matrix transform dual-pixel noise mixed-signal processing
  • 相关文献

参考文献14

  • 1Charfi Y, Wakamiya N, Murata M. Challenging issues in visual sensor networks [J]. IEEE Wireless Communications, 2009, 16(2): 44-49.
  • 2Wang Yu-Jen, Cheng Chao-Chung, Chang Tian-Sheuan. A Fast Algorithm and Its VLSI Architecture for Fractional Motion Estimation for H.264/MPEG-4 AVC Video Coding [J]. IEEETransaction on Circuits and Systems for Video Technology, 2007, 17(5): 578-583.
  • 3Olyaei A, Genov R. Focal-plane spatially oversampling CMOS image compression sensor [J], IEEE Transactions on Circuits and Systems-I: Regular Papers, 2007, 54(1): 26-34.
  • 4Nilchi A, Aziz J, Genov R. Focal-plane algorithmically-multiplying CMOS computational image sensor [J]. IEEE Journal of Solid-State Circuits, 2009, 44(6): 1829-1839.
  • 5Sharrna V K, Mahapatra K K, Pati U C. An efficient distributed arithmetic based VLSI architecture for DCT [A]. International Conference on Devices and Communications [C]. Mesra, 2011. 1-5.
  • 6Jridi M, Alfalou A. A low-power, high-speed DCT architecture for image compression: principle and implementation [A]. VLSI System on Chip Conference [C]. Madrid, Spain, 2010. 304-309.
  • 7Kawahito S, Yoshida M, Umehara K, et al. A CMOS image sensor with analog two-dimensional DCT-based compression circuits for one-chip cameras [J]. IEEE Journal of Solid-State Circuits, 1997, 32(12): 2030-2041.
  • 8Robucci R, Gray J D, Chiu L K, et al. Compressive sensing on a CMOS separable-transform image sensor [J]. Proceedings of the IEEE, 2010, 98(6): 1089-1101.
  • 9Kadddchi M L, Soudani A, Lecuire V, et al. Efficient hardware solution for low power and adaptive image-compression in WSN [A]. Electronics Circuits and Systems [C]. Athens, Greece, 2010. 583-586.
  • 10Ma S :, Chen L G. A single-chip CMOS APS camera with direct frame difference output [J]. IEEE Journal of Solid-State Circuits, 1999, 34(10): 1415-1418.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部