期刊文献+

簇式三维片上网络通信压力弱化策略 被引量:1

Building cluster-based 3D NoC with a weakening network stress method
下载PDF
导出
摘要 针对3D NoC中TSV衬垫面积大,TSV利用率低的特点,采用4个plane router共享一个TSV router的簇式结构,分时共享TSV;针对路由器故障,则提出一种在输入端口和输出端口间建立旁路的机制,当plane router的缓冲区和交叉开关故障时,数据包由旁路转发;对于TSV router故障,则通过增加数据分配器和多路选择器,进行加固;为弱化过热点,提出新的压力弱化模型,根据其自身通信量以及所处的位置,动态调整路由方向。仿真结果表明,与传统XYZ路由相比,无故障时平均网络延时减少21%~27%,有故障时减少20%~39%,吞吐率比minTSV提高约20%。 Aiming at the large area of TSV pad and the low utilization rate of TSV, a cluster structure is presented, which is based on every four plane routers and uses a TSV router in a time share way. Considering the faulted plane router, the paper presents a mechanism that the packet bypasses the faulted buffer and crossbar according to in- creasing a bypass between input and output. Besides, DEMUX and MUX controllers are added in order to preven- ting the network from breakdown due to faulted TSV router. To weaken hot spot, a novel relieved stress mechanism is proposed. It can adjust the routing direction dynamically according to traffic and location. The simulation results show that compared with the traditional XYZ routing, the average network delay reduces by 21%--27% without any faults. At some faults, the average network delay reduces by 20%--39% compared with the minTSV. The throughput increases about 20%.
出处 《电子测量与仪器学报》 CSCD 2013年第5期421-428,共8页 Journal of Electronic Measurement and Instrumentation
基金 国家自然科学基金(61274036 61106038) 安徽高校省级自然科学研究重点项目(KJ2010A269) 安徽省科技攻关项目(11010202190)资助项目
关键词 旁路机制优化 三维簇式网络 TSV router加固 压力弱化模型 bypass optimizing 3D-CBN TSV router reinforcement stress weakening model
  • 相关文献

参考文献16

  • 1GIBAK K, PHILIPOS C. Improving speech intelligibili- ty in noise using a binary mask that is based on magni- tude spectrum constraints [ J ]. IEEE Signal Processing Letters, 2010, 17(12): 1010-1013.
  • 2姜书艳,罗刚,吕小龙,金卫,谢暄.90nm和65nm工艺下片上网络互连串扰故障模型分析[J].电子测量与仪器学报,2012,26(3):267-272. 被引量:9
  • 3FEERO B S, PANDE P P. Networks-on-chip in a three- dimensional environment: a performance evaluation[J]. IEEE Transaction on Computer, 2009, 58(1 ) : 3245.
  • 4PASRICHA S. Exploring serial vertical interconnects for 3D ICs [ C ]. Proceedings of 46th Design Automation Conf( DAC), California, July 2009 : 581-586.
  • 5VELENIS D, STUCCHI M, MARINISSEN E, et al. Impact of 3D design choices on manufacturing cost [ C ]. IEEE International Conference on 3D System In- tegration ( 3DIC ), San Francisco, September 2009 : 1-5.
  • 6ZHANG L, HAN Y H, XU Q, et al. Defect tolerance in homogeneous many core processors using core-level redundancy with unified topology[ C]. Design, Automa- tion and Test in Europe (DATE) Munich, March 2008 : 891-896.
  • 7陈勇,林宝军,张善从.非抢占式实时容错调度[J].仪器仪表学报,2011,32(11):2616-2622. 被引量:4
  • 8LIU CH, ZHANG L, HAN Y H, et al. Vertical inter- connects squeezing in symmetric 3D mesh network-on- chip[C]. 16th Asia and South Pacific Design Automa- tion Conference ( ASP-DAC ) , Yokohama, January 2011 : 357-362.
  • 9WU X X, SUN G Y, DONG X Y, et al. Cost-driven 3D integration with interconnect layers [ C ]. Proceed- ings of 47th Design Automation Conf(DAC), Califor- nia, June 2010: 13-18.
  • 10欧阳一鸣,张俊威,梁华国,谢涛.基于关键IP核加固的片上网络容错机制[J].电子测量与仪器学报,2011,25(10):879-886. 被引量:7

二级参考文献81

  • 1孙加兴,叶青,周玉梅,黑勇,叶甜春.0.18μmCMOS工艺下的互连线延迟和信号完整性分析[J].固体电子学研究与进展,2005,25(1):93-97. 被引量:7
  • 2HOROWITZ M. Digital circuit design trends [ J]. IEEE Journal of Solid-State Circuits, 2008, 43(4): 757-761.
  • 3XU W F, RAMANARAYAN R AN, TESSIER R. Adaptive fault recovery for networked reconfigurable systems [C]. Proceeding of IEEE Symposium on Field-Program- mable Custom Computing Machines, Napa, CA, USA, 2003 : 143-152.
  • 4ABRAMOVICI M, STROUD C E, EMMERT M. Online BIST and BIST-based diagnosis of FPGA logic blocks [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004, 12(12): 1284-1294.
  • 5DAMAVANDI B Y, MOHAMMADI K. Fault tolerance in co-evolutionary communication of EHW modules [J]. Computers and Mathematics with Applications, 2008, 3 (2) : 37-42.
  • 6HARIDASS S S K, HOE D. Fault tolerant block based neural networks [ C ]. Proceeding of IEEE Southeastern Symposium on System Theory, Tyler, TX, USA, 2010: 357-361.
  • 7WANG Y R, ZHANG Z, CUI J. The architecture and circuital implementation scheme of a new cell neural network for analog signal processing [ J ]. Journal of Universal Computer Science, 2007, 13 (9) : 1344-1353.
  • 8BRADLEY W D, TYRRELL M A. Immunotronics-novel finite-state-machine architectures with built-in self-test using self-nonself differentiation [ J ]. IEEE Transactions on Evolutionary Computation, 2002, 6 (3) : 227-238.
  • 9THOMA Y, TEMPESTI Y, SANCHEZ E, et al. POEtic: an electronic tissue for bio-inspired cellular applications [J]. Biosystem, 2004, 76(1-3): 191-200.
  • 10ZHANG ZH, WANG Y R, YANG SH SH, et al. The research of self-repairing digital circuit based on embryonic cellular array [J]. Neural Computing & Applications, 2008, 176(2): 145-151.

共引文献44

同被引文献27

引证文献1

二级引证文献19

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部