期刊文献+

基于微指令覆盖的最小指令集测试算法 被引量:2

A Minimum Instruction Set Testing Algorithm Based on Microinstruction Coverage
下载PDF
导出
摘要 着重讨论了如何利用微处理器中的自测试设计来缩短功能测试序列的长度 .首先 ,依据指令的表示模型 ,将指令测试分成微指令序列和微指令执行两个测试层次 ,提出了一个基于微指令覆盖的最小指令集测试算法 ,只需检测指令集的一个子集就能达到指令测试的目的 .然后 ,通过定义指令的测试代价和测试效率 ,提出了一个可以有效地选择最小测试指令集的方法 .最后 ,将算法应用于 NRS40 0 0微处理器的功能测试 ,仅为传统的全指令集测试序列的 37.7% . Modern microprocessor integrates many millions of transistors, with embedded functions such as large register file and Cache, with a small number of test points, requires the additional design for testability, to simplify test pattern generation and decrease test complexity. This paper emphasizes in how to shorten the length of functional testing sequence by making use of Buit In Self Test in microprocessors. Firstly, the instruction testing is decompounded into microinstruction sequencing level and microinstruction executing level, according to the instruction representation and fault model, and the effect of BIST is discussed. Secondly, a minimum instruction set testing algorithm based on microinstruction coverage is presented. In which, only instructions in the minimum sub set of instruction set be tested to complete the task of instruction testing. Then an algorithm to effectively choose the minimum sub set of instruction set is given after defining the test cost and test efficiency of an instruction. The result of using the algorithm in the development of NRS4000 microprocessor's functional testing program. Shows that it decreases 62% comparing with traditional algorithm. Finally, some conclusions are given.
出处 《计算机学报》 EI CSCD 北大核心 2000年第10期1083-1087,共5页 Chinese Journal of Computers
基金 "九五"预研项目!(8.1.2 .8) 航空基金项目!(97F5 3 0 5 6 )
关键词 微处理器 功能测试 微指令 最小指令集测试算法 microprocessor, functional testing, microinstruction, minimum coverage
  • 相关文献

参考文献2

  • 1Zhang Shengbing,Proceedings of the International Conference on ASIC,1998年,450页
  • 2闵应骅,应用科学学报,1984年,2卷,2期,162页

同被引文献15

  • 1靖朝鹏,高德远,张盛兵,田芳芳.支持预取的微程序控制器的一种优化设计[J].微电子学与计算机,2006,23(2):23-26. 被引量:2
  • 2邹珍友.一种微指令格式的设计方法及其应用[J].微计算机应用,1996,17(5):16-22. 被引量:1
  • 3Yourst M T.PTLsim:A Cycle Accurate Full System x86-64 Microarchitectural Simulator.IEEE International Symposium on Performance Analysis of Systems and Software,2007,23-34.
  • 4Nguyen K.Preparing Applications for IntelCoreTM Microarchitecture.Technology @ Intel Magazine,2006.
  • 5An Jiangfeng,Fan Xiaoya,Zhang Shengbing.VMSIM:Virtual Machine Based a Full System Simulation Platform for Microprocessors′ Functional Verification.International Conference on Information Technology:New Generations,2006,245-249.
  • 6Mauer C J,Hill M D,Wood D A.Full-System Timing-First Simulation.Performance Evaluation Review,2002,30(1):108-116.
  • 7Slechta B J.The rePLay Transmogrifier:a Framework for the Decode and Execution of ISA Instructions.Master Degree Disseration,Urbana,University of Illinois at Urbana-Champaign,2003.
  • 8Dehnert J C,Grant B K,Banning J P,et al.The Transmeta Code Morphing Software:Using Speculation Recovery and Adaptive Retranslation to Address Real-Life Challenges.International Symposium on Code Generation and Optimization,2003,15-14.
  • 9Rajesh Kannah,C P Ravikumar.Functional Testing of Microprocessors with Graded Fault Coverage[C].Asian Test Symposium 2000,204-207.
  • 10Brahme D, and Abraham J A.Functional Testing of Microprocessors[J].IEEE Transactions on Computers,1984,c-33:475-485.

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部