期刊文献+

Effect of Er ion implantation on the physical and electrical properties of TiN/HfO_2 gate stacks on Si substrate 被引量:1

Effect of Er ion implantation on the physical and electrical properties of TiN/HfO_2 gate stacks on Si substrate
原文传递
导出
摘要 In this paper, we report the fabrication, electrical and physical characteristics of TiN/HfO2/Si MOS capacitors with erbium (Er) ion implantation. It is demonstrated that the fiat band voltage can be reduced by 0.4 V due to the formation of Er oxide. Moreover, it is observed that the equivalent oxide thickness is thinned down by 0.5 nm because the thickness of interfacial layer is significantly reduced, which is thought to be attributed to the strong binding capability of the implanted Er atoms with oxygen atoms. In addition, cross-sectional transmission electron microscopy experiment shows that the HfO2 layer with Er ion implantation is still amorphous after annealing at a high temperature. This Er ion implantation technique has the potential to be implemented as a band edge metal gate solution for NMOS without a capping layer, and may also satisfy the demand of the EOT reduction in 32 nm technology node. In this paper, we report the fabrication, electrical and physical characteristics of TiN/HfO2/Si MOS capacitors with erbium (Er) ion implantation. It is demonstrated that the flat band voltage can be reduced by 0.4 V due to the formation of Er oxide. Moreover, it is observed that the equivalent oxide thickness is thinned down by 0.5 nm because the thickness of interfacial layer is significantly reduced, which is thought to be attributed to the strong binding capability of the implanted Er atoms with oxygen atoms. In addition, cross-sectional transmission electron microscopy experiment shows that the HfO2 layer with Er ion implantation is still amorphous after annealing at a high temperature. This Er ion implantation technique has the potential to be implemented as a band edge metal gate solution for NMOS without a capping layer, and may also satisfy the demand of the EOT reduction in 32 nm technology node.
出处 《Science China(Physics,Mechanics & Astronomy)》 SCIE EI CAS 2013年第7期1384-1388,共5页 中国科学:物理学、力学、天文学(英文版)
基金 supported by the State Key Development Program for Basic Research of China(Grant No. 2011CBA00602) the National Natural Science Foundation of China(Grant Nos. 60876076 and 60976013)
关键词 erbium ion implantation high-k/metal-gate equivalent oxide thickness fiat band voltage interfacial layer crystallization 离子注入层 电气性能 物理特性 Si衬底 等效氧化层厚度 透射电子显微镜 堆叠 MOS电容器
  • 相关文献

二级参考文献48

  • 1Tian Y, Huang R, Zhang X, et al. A novel nanoscaled device concept: quasi-SOI MOSFET to eliminate the potential weaknesses of UTB SOI MOSFET. IEEE Trans Electr Dev, 2005, 52:561.
  • 2Zhou F L, Huang R, Wu D K, et al. Fabrication of 32 nm vertical nMOSFETs with asymmetric graded lightly doped drain structure. J Electrochem Soc, 2008, 155:H202- H204.
  • 3Xu X Y, Wang R S, Huang R, et al. High-performance BOI FinFETs based on bulk-silicon substrate. IEEE Trans Electr Dev, 2008, 55:3246.
  • 4Tian Y, Huang R, Wang Y Q, et al. New self-aligned silicon nanowire transistors on bulk substrate fabricated by epi-free compatible CMOS technology: Process integration, experimental characterization of carrier transport and low frequency noise. In: IEEE International Electron Devices Meeting, 2007. 895.
  • 5Wang Y Y, ed., Huang R, Zhang X, Liu J H. Green Micro/Nano Electronics. Chap. 5. Beijing: Science Press, 2010. 311-349.
  • 6Reddick W M, Amaratunga G A J. Silicon surface tunnel transistor. Appl Phys Lett, 1995, 67:494.
  • 7Liu H C, Huang R, Wang Z H. Investigation into the output characteristics and improvement of operation margin of IMOS (impact ionization MOS) devices. In: ECS Transactions, 2009. 21.
  • 8Nagaraj N S, Hunter W R, Chidambaram P R, et al. Impact of interconnect technology scaling on SOC design methodologies. In: Proceedings of the IEEE International Interconnect Technology Conference, 2005. 71-73.
  • 9Wang Y Y, ed., Li S W, Cheng Y H, Song F B, et al. Green Micro/Nano Electronics. Chap. 4. Beijing: Science Press. 2010. 250.
  • 10Assaderaghi F, Sinitsky D, Parke S, et al. A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation. In: International Electron Devices Meeting (IEDM '94), 1994. 809-812.

共引文献7

同被引文献10

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部