期刊文献+

H.264/AVC运动估计算法的硬件结构研究

Hardware architecture of motion estimation algorithm for H.264/AVC
下载PDF
导出
摘要 运动估计是H.264/AVC编码器的重要组成部分,其运算量占据了整个编码器计算时间的60%~90%。对H.264/AVC运动估计的几种快速搜索算法进行分析比较,并在此基础上提出先进的六边形搜索算法。给出运动估计快速搜索算法的一般硬件结构,并在此基础上提出具有流水线并行处理能力的先进六边形搜索算法的硬件结构。实验结果表明:该硬件结构系统工作频率能够达到109.06MHz,完全能够满足高清视频实时应用的要求。 Motion estimation is an important part of H. 264/AVC encoder, and its computation consumes 60% to 90% of the entire encoder computation time. In this paper, an advanced hexagon search algorithm is proposed by the comparison of several fast search algorithms for motion estimation, And the hardware architecture with the capabilities of pipelined parallel processing for advanced hexagon search algorithm is proposed. Experimental result shows that the operation fi'equency of hardware architecture system can reach 109.06 MHz, which is fully able to meet the application for real-time high definition videos.
出处 《数字通信》 2013年第3期1-4,共4页 Digital Communications and Networks
关键词 H 264 AVC 运动估计 先进六边形搜索算法 硬件结构 H. 264/AVC motion estimation advanced hexagon search algorithm hardware architecture
  • 相关文献

参考文献5

  • 1ZHU C, LIN X, CHAU L P. Hexagon-based search pat- tern for fast block motion estimation [ J ]. IEEE Transac- tions on Circuits and Systems for Video Technology, 2002, 12(5) : 349-355.
  • 2RAHMAN C A, BADAWY W. UMHexagonS algorithm based motion estimation architecture for H. 264/AVC [C ]//Proceedings of Fifth International Workshop on System-on-Chip for Real-Time Applications. Washington, DC, USA :ltEEE Computor Society, 2005 : 207-210.
  • 3ZHE Y, WANG J X, FU F F. Hardware friendly motion estimation algorithm and VLSI architecture for H. 264/ Arc coding [ C] // IEEE Academic International Sym- posium on Optoelectronies and Mieroeleetronics Technolo- gy. Harbin, China: [ s. n. ] ,2011, 320-323.
  • 4KTHIRI M, KADIONIK P, LOUKIL H, et al. An FPGA implementation of motion estimation algorithm tbr H. 264/ AVC [ C ] //IEEE International Symposium on I/V Com- munications and Mobile Network. Rabat, Morocco: [ s. n. ], 2010: 1-4.
  • 5DHAHRI S, ZITOUNI A, TOURKI R. A parallel pro- cessing architecture for FSS block-matching motionestimation [ C ] // International Conference on Communica- tions, Computing and Control Application. Hammamct, Tunisia : [ s. n. ] ,2011 : 1-5.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部