期刊文献+

基于片上网络多处理器QoS研究与设计 被引量:1

Based on Network on Chip of Multiprocessor QoS Mechanism Research and Design
下载PDF
导出
摘要 在研究片上网络服务质量的基础上,提出面向多处理器的64核片上网络结构。IP单元产生不同类型的数据包,网络提供优先级别服务,以保证高优先级数据包的低延时需要。性能统计结果表明,该模型对多处理器之间不同类型的数据包通信均满足服务质量要求。 Based on researching network on chip quality of service, the thesis is proposed network on chip structure for multi-processor 64-Core. IP module produces different types of data packet, the network provides priority services to ensure that high priority packets and low-latency needs. Performance result shows that the model which for multiple processors communication with different types of data packets meets the Quality of Service requirements.
出处 《计算机科学》 CSCD 北大核心 2013年第06A期220-222,共3页 Computer Science
基金 陕西省重大科技创新专项(2008ZKC02-11)资助
关键词 多处理器 片上网络 QOS Multi-processor,Network on chip,Quality of service
  • 相关文献

参考文献6

  • 1Aline M, Leonel T, Ney C, et al. Evaluation of current QoS mechanisms in networks on chip[C]//System on Chip, Interna- tional Symposium. 2006:1-4.
  • 2Marescaux T,Corporal H. Introducing the super GT network on chip; Super GT QoS:More than just GT[C]///Design Automa- tion Conference,44th ACM/IEEE. 2007:116-121.
  • 3http://www, tilera, com/pdf/ProductBrief_Tile64_Web_v3, pdf.
  • 4Bolotin E, Cidon I, Ginosar R, et al. QNoC: QoS architecture and design process for network on chip[J]. Journal of Systems Ar- chitecture, 2004,50(2/3) : 105-128.
  • 5Ankur A,Mehmet M,Pandya A S. QoS driven network on chip design for real time systems[C] //Electrical and Computer Engi- neering. Canadian Conference, 2006 : 1291-1295.
  • 6鞠宏浩,顾华玺,尹小杰.片上网络中服务质量的研究[J].计算机与现代化,2009(4):112-115. 被引量:1

二级参考文献12

  • 1Benini L, De M G. Networks on chips: A new SoC paradigm Networks on chips[J]. Computer, 2002, 35( 1 ) : 70- 78.
  • 2Mine M, Leonel T, Ney C, et al. Evaluation of current QoS mechanisms in networks on chip [ C ]// System-on- Chip, International Symposium, 2006 : 1-4.
  • 3Marescaux T, Corporaal H. Introducing the super GT network-on-chip; Super GT QoS: More than just GT [ C ]// Design Automation Conference, 44th ACM/IEEE, 2007: 116-121.
  • 4Ankur A, Mehmet M, Pandya A S. QOS driven network-on- chip design for real time systems[ C]//Electrical and Computer Engineering, Canadian Conference, 2006 : 1291-1295.
  • 5Santi S, Lin B, Kocarey L, et al. On the impact of traffic statistics on quality of service for networks on chip [ C ]//Circuits and Systems, IEEE International Symposium, 2005 : 2349-2352.
  • 6Harmanci M D, Escudero N P, Leblebici Y, et al. Providing QoS to connection-less packet-switched NoC by implementing DiffServ functionalities [ C ]//System-on-Chip, International Symposium, 2004:37-40.
  • 7Pastrnak M, De W P, Van M J. Realization of QoS management using negotiation algorithms for multiprocessor NoC [C]//Circuits and Systems, IEEE International Symposium, 2006.
  • 8Maruli S, Benini, De M G. Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees [ C ]//Design Automation Conference, Proceedings of the ASP-DAC. Asia and South Pacific, 2005: 27-32.
  • 9Abdelhamid H E, Adel S O, Bhar J, et al. Study of network on chip resources allocation for QoS management[ J]. Journal of Computer Science, 2006,2(10) : 770-774.
  • 10Kees G,John D. AEthereal network on chip: Concepts, architectures and implementations [ C ]// IEEE Design Test Comput, 2005:414-421.

同被引文献12

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部