期刊文献+

Dog Bone栅型MOS场效应晶体管的等效宽长比计算 被引量:2

Equivalent aspect ratio calculation of MOS field effect transistor with Dog Bone gate
下载PDF
导出
摘要 Dog Bone栅型MOS场效应晶体管是一种对称性的、防辐射总剂量效应的版图结构。为了计算其等效宽长比,把它划分为常规结构的主MOS晶体管和非常规结构的边缘MOS晶体管2种类型的并联。借助Silvaco TCAD工艺与器件仿真工具构建了它的模型,分析了主MOS晶体管的宽度、长度和边缘MOS晶体管的多晶硅与有源区的交叠宽度对边缘MOS等效宽长比的影响,得到拟合的Dog Bone栅型MOS晶体管等效宽长比的计算公式。采用CSMC 0.5μm DPTMCMOS混合信号工艺制作了样管,对实验测量值和公式计算值进行比较,Dog Bone栅型MOS场效应晶体管的等效宽长比的计算公式与实验能够较好地吻合。 MOS field effect transistor(FET) with Dog Bone shape gate is a symmetric layout structure with hardened radiation-total-dose effect(RTDE).In order to calculate its equivalent aspect ratio,it is divided into a regular MOS FET(host MOS) and two parasitic MOS FETs(edge MOS) in parallel.The model of this device is constructed in Silvaco TCAD software,then a fitted formula of the equivalent aspect ratio is derived based on the simulation of drain current with respect to the width and length of host MOS,and overlap width between polysilicon and active area of edge MOS.The comparison between the fitted formula and measurements of sample transistors taped out in CSMC 0.5 μm DPTM CMOS mixed-signal process indicates the fitted formula for equivalent aspect ratio of Dog Bone Gate MOS FET matches the measurement.
出处 《重庆大学学报(自然科学版)》 EI CAS CSCD 北大核心 2013年第6期98-102,共5页 Journal of Chongqing University
基金 国家自然科学基金资助项目(61071043) 中央高校基本科研业务费资助项目(CDJRC 11200004 CDJXS10120012)
关键词 DOG BONE MOS 防辐射加固 器件仿真 Dog Bone MOS radiation hardened device simulation
  • 相关文献

参考文献9

  • 1Oldham T R,Jr, McLean F B. Total ionizing doseeffects in MOS oxides and devices [ J]. IEEETransactions on Nuclear Science, 2003, 50(3):483-499.
  • 2Hass K J,Ambles J W. Single event transients in deepsubmicron CMOS[C]// Proceedings of the 1992 42ndMidwest Symposium on Circuits and Systems, August8-11,1999,Las Cruces, NM. Piscataway: IEEEPress, 1999, 1: 122-125.
  • 3Amusan O A, Massengill L W,Baze M P,et al. Singleevent upsets in deep-submicrometer technologies due tocharge sharing [J]. IEEE Transactions on Device andMaterials Reliability, 2008,8(3): 582-589.
  • 4Baze M P,Buchner S P, McMorrow D, A digitalCMOS design technique for SEU hardening[J]. IEEETransactions on Nuclear Science, 2000,47( 6 ):2603-2608.
  • 5Snoeys W, Faccio F,Burns M, et al. Layouttechniques to enhance the radiation tolerance ofstandard CMOS technologies demonstrated on a pixeldetector readout chip [ J]. Nuclear Instruments andMethods in Physics Research Section A: Accelerators,Spectrometers, Detectors and Associated Equipment,2000, 439(2/3): 349-360.
  • 6Lacoe R C. Improving integrated circuit performancethrough the application of hardness-by-designmethodology [ J]. IEEE Transactions on NuclearScience, 2008,55(4): 1903-1925.
  • 7Mayer D C,Lacoe R C,King E E, et al. Reliabilityenhancement in high-performance MOSFET s byannular transistor design [J]. IEEE Transactions onNuclear Science, 2004,51(6):3615-3620.
  • 8Champion C L. Modeling of FETs with abnormal gategeometries for radiation hardening [D], Washington:Washington State University,2004.
  • 9Silvaco International. Atlas user’s manual: version 510. 0. R[CP]. Santa Clara: Silvaco InternationalCorporation, 2005.

同被引文献4

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部