5Sielman, P.F. h single-frequency communications system[J]. IEEE Transactions on Vehicular Technology, 1974,23 (1) : 1-8.
6Larsson P. High-Speed Architecture for a Programmable Frequency Divider and a Dual - Modulus Prescaler[J]. IEEE Journal of Solid - State Circuits, 1996, 31(05): 744-748.
7Boerstler D W. A Low - Jitter PLL Clock Generator for Microp rocessor with Lock Range of 340-612 MHz[J]. IEEE Journal of Solid - State Circuits, 1999, 34(04): 513-519.
8Cong H I, Andrews J M, Boulin D W, et al. Boulin. Multigigahertz CMOS Dual-Modulus Prescaler IC[J]. IEEE Journal of Solid-State Circuits, 1988, 23(05): 1189-1194.
9ChingYuanYang, Guang-KaaiDehn, Shen - luanLiu. High-speed divide-by-4 /5counter for a dual-modulus prescaler[J]. IEEE Electronics Letters, 1997, 33(20):1691-1692.
