期刊文献+

基于BIST的SRAM型FPGA故障测试

Fault Test to SRAM-Based FPGAs with Built-in Self-Test Method
下载PDF
导出
摘要 从生产者角度对FPGA芯片测试技术进行深入而全面的研究,是保证制造出高可靠性芯片的一个重要前提。由于FPGA具有可重复编程性,该方法通过编程将FPGA内部资源划分为多个内建自测试(BIST,built in self test)模块,然后多次配置改换每个BIST模块中各个组成部分的角色和测试路径,进而达到对FPGA内部资源完全测试的目的。由于给出的方法是将内部资源作为一个整体来测试,所以FPGA的可编程逻辑资源和互连资源的测试问题可同时进行,继而有效地减少编程难度和测试时间。最后的实验结果表明该方法的有效性。 For producers, an in-depth and comprehensive study on the FPGA testing technidogy is an important prerequisite to ensure the successful manufacture of high reliability chip. Since FPGA can be reprogrammed, this method can divide the FPGA internal resources into several BIST( built-in self test) modules via program- ming, then change the role and test path of the various components in each BIST module via several configura- tions, the complete test for the internal resources of FPGA can be reached. This method makes the internal re- sources of FPGA as a whole to test, so the test for FPGA configurable logic blocks and interconnect resources can be carried out simultaneously, and then the difficulties of programming and testing time can be effectively reduced. The experimental results indicate that this method is effective.
出处 《测控技术》 CSCD 北大核心 2013年第6期13-16,共4页 Measurement & Control Technology
基金 湖南省教育厅科学研究项目(10C1058)
关键词 可测性设计 故障诊断 BIST 互连资源 可编程逻辑资源 design for testability fault diagnosis BIST interconnect resources configurable logic blocks
  • 相关文献

参考文献7

  • 1Girard P, Heron O, Pravossoudovitch S, et al. An efficient BIST architecture for delay faults in the logic cells of sym- metrical SRAM-based FPGAs[ J ]. Journal of Electronic Tes- ting:Theory and Applications,2006,22(2) :161 -172.
  • 2Alaghi A, Yarandi M S, Navabi Z. An optimum ORA BIST for multiple fault FPGA look-up table testing [ C 1//Proceedings of 15'h Asian Test Symposium. 2006:293 -298.
  • 3Smith J, Xia T, Stroud C. An automated BIST architecture for testing and diagnosing FPGA interconnect faults [ J 3. Journal of Electronic Testing: Theory and Applications, 2006,22 ( 3 ).
  • 4Sun X L, Trouborst P M. An unified global and local inter- connect test scheme for Xilinx XCA0( FPGAs [ J ]. IEEE Transactions on Instrumentation and Measurement ,2004,53 (2).
  • 5Inoue T, Miyazaki S, Fujiwara H. Universal fault diagnosis for look-up table FPGAs [ J ]. IEEE Design & Test of Comput- ers,1998,15 (1):39 -44.
  • 6杨会平.一种基于线性反馈移位寄存器的可控测试向量发生器:中国,102226947[P].2011-10-26.
  • 7Xilinx Inc. Difference-Based Partial Reeonfiguration [ Z ]. 2007.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部