期刊文献+

A high voltage SOI pLDMOS with a partial interface equipotential floating buried layer

A high voltage SOI pLDMOS with a partial interface equipotential floating buried layer
原文传递
导出
摘要 A novel silicon-on-insulator(SOI) high-voltage pLDMOS is presented with a partial interface equipotential floating buried layer(FBL) and its analytical model is analyzed in this paper.The surface heavily doped p-top layers,interface floating buried N~+/P~+ layers,and three-step field plates are designed carefully in the FBL SOI pLDMOS to optimize the electric field distribution of the drift region and reduce the specific resistance.On the condition of ESIMOX(epoxy separated by implanted oxygen),it has been shown that the breakdown voltage of the FBL SOI pLDMOS is increased from-232 V of the conventional SOI to-425 V and the specific resistance R_(on,sp) is reduced from 0.88 to 0.2424Ω·cm^2. A novel silicon-on-insulator(SOI) high-voltage pLDMOS is presented with a partial interface equipotential floating buried layer(FBL) and its analytical model is analyzed in this paper.The surface heavily doped p-top layers,interface floating buried N~+/P~+ layers,and three-step field plates are designed carefully in the FBL SOI pLDMOS to optimize the electric field distribution of the drift region and reduce the specific resistance.On the condition of ESIMOX(epoxy separated by implanted oxygen),it has been shown that the breakdown voltage of the FBL SOI pLDMOS is increased from-232 V of the conventional SOI to-425 V and the specific resistance R_(on,sp) is reduced from 0.88 to 0.2424Ω·cm^2.
出处 《Journal of Semiconductors》 EI CAS CSCD 2013年第7期97-101,共5页 半导体学报(英文版)
基金 Project supported by the National Natural Science Foundation of China(No.60906038) the National Defense Pre-Research Foundation of China(No.9140A08010308DZ02) the Science-Technology Foundation for Young Scientists of the University of Electronic Science and Technology of China(No.L08010301JX0830) the Department of Education of Sichuan in 2013(No.13ZA0089)
关键词 FBL SOI ENDIF pLDMOS Ron sp FBL SOI ENDIF pLDMOS Ron, sp
  • 相关文献

参考文献10

  • 1Sunkavalli R, Tamba A, Bbaliga B J. Step drift doping profile for high voltage DI lateral power devices. IEEE International SOl Conference, 1995: 139.
  • 2Zhang S D, Sin J K 0, Lai T M L, et al. Numerical model of lin?ear doping profiles for high-voltage thin-film SOl devices. IEEE Trans Electron Devices, 1999,46(5): 1036.
  • 3Zhu Mingda, Wang Juncheng, Du Gang. Design and optimization of a novel SOl LDMOS structure using PIN junction. IEEE Inter?national Conference of Electron Devices and Solid-State Circuits (EDSSC), 2010: 1.
  • 4Zingg R P, Weijland I, Zwol H V, et al. 850 V DMOS-switch in silicon-on insulator with specific Ron 13 n ?mm2. IEEE Interna?tional SOl Conference, 2000: 62.
  • 5Xu S, Gan K P, Samudra G S, et al. 120 V interdigitated-drain LDMOS (IDLDMOS) on SOl substrated breaking power LD?MOS limit. IEEE Trans Electron Devices, 2000, 47(10): 1980.
  • 6Chung S K. An analytical model for breakdown voltage of sur?face implanted SOl RESURF LDMOS. IEEE Trans Electron De?vices, 2000, 47(5): 1006.
  • 7Kim H W, Choi Y I, Chung S K. Linearly-graded surface?doped SOl LDMOSFET with recessed source. Microelectron Eng, 2000, 51: 547.
  • 8Yoo S J, Kim S H, Choi Y I, et al. Numerical analysis of SOl LD?MOS using a recessed source and a trench drain. Microelectron J,2000,31: 963.
  • 9Duan B, Zhang B, Li Z. New thin-film power MOSFETS with a buried oxide double step structure. IEEE Electron Device Lett, 2006, 27(5): 377.
  • 10Luo X, Zhang B, Li Z, et al. A novel 700-V SOl LDMOS with double-side trench. IEEE Electron Device Lett, 2007,28(5): 422.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部