期刊文献+

A 5 Gb/s low power current-mode transmitter with pre-emphasis for serial links

A 5 Gb/s low power current-mode transmitter with pre-emphasis for serial links
原文传递
导出
摘要 A multi-standard compatible transmitter with pre-emphasis for high speed serial links is presented. Based on the comparison between voltage mode(VM) and current mode(CM) output driver architectures,a low power CM output driver with reverse scaling and bias current filtering technique is proposed.A 2-tap pre-emphasis filter is used to reduce the intersymbol interference caused by the low-pass channel,and a high speed,low power combined serializer is implemented to convert 10 bit parallel data into a serial data stream.The whole transmitter is fabricated in 65 nm 1.2 V/2.5 V CMOS technology.It provides an eye height greater than 800 mV for data rates of both 2.5 Gb/s and 5 Gb/s.The output root mean square jitter of the transmitter at 5 Gb/s is only 9.94 ps without pre-emphasis.The transmitter consumes 41.2 mA at 5 Gb/s and occupies only 240×140μm^2. A multi-standard compatible transmitter with pre-emphasis for high speed serial links is presented. Based on the comparison between voltage mode(VM) and current mode(CM) output driver architectures,a low power CM output driver with reverse scaling and bias current filtering technique is proposed.A 2-tap pre-emphasis filter is used to reduce the intersymbol interference caused by the low-pass channel,and a high speed,low power combined serializer is implemented to convert 10 bit parallel data into a serial data stream.The whole transmitter is fabricated in 65 nm 1.2 V/2.5 V CMOS technology.It provides an eye height greater than 800 mV for data rates of both 2.5 Gb/s and 5 Gb/s.The output root mean square jitter of the transmitter at 5 Gb/s is only 9.94 ps without pre-emphasis.The transmitter consumes 41.2 mA at 5 Gb/s and occupies only 240×140μm^2.
出处 《Journal of Semiconductors》 EI CAS CSCD 2013年第7期128-134,共7页 半导体学报(英文版)
基金 Project supported by the National High Technology Research and Development Program of China(No.2011AA010403) the National Natural Science Foundation of China(No.60801045)
关键词 high speed serial links low power TRANSMITTER PRE-EMPHASIS reverse scaling bias current filtering high speed serial links low power transmitter pre-emphasis reverse scaling bias current filtering
  • 相关文献

参考文献13

  • 1PCI Express Base Specification Rev 2.1. PeI-SIG, 2009.
  • 2Fukuda K, Yamashita H, Ono G, et al. A 12.3-mW 12.5-Gb/s complete transceiver in 65-nm CMOS process. IEEE J Solid?State Circuits, 2010, 45(12): 2838.
  • 3Kossel M, Menolfi C, Weiss J, et al. A T-coil-enhanced 8.5 Gb/s high-swing SST transmitter in 65 nm bulk CMOS with < -16 dB return loss over 10 GHz bandwidth. IEEE J Solid-State Circuits, 2008,43(12): 2905.
  • 4Sredojevic R, Stojanovic V. Fully digital transmit equalizer with dynamic impedance modulation. IEEE J Solid-State Circuits, 2011,46(8): 2905.
  • 5Lin C, Jou S. 4/2 PAM pre-emphasis transmitter with combined driver and mux. Proceeding of ASSCC, 2005: 189.
  • 6Schrader J, Klumperrink E A M, Visschers J, et al. Pulse?width modulation pre-emphasis applied in a wireline transmitter, achieving 33 dB loss compensation at 5 Gb/s in 0.13 usx: CMOS. IEEE J Solid-State Circuits, 2006, 41(4): 990.
  • 7Higashi H, Masaki S, Kibune M, et al. A 5-6.4-Gb/s 12-channel transceiver with pre-emphasis and equalization. IEEE J Solid?State Circuits, 2005, 40(4): 978.
  • 8Nishi Y, Abe K, Ribo J, et al. An ASIC-ready 1.25-6.25Gb/s SerDes in 90 nm CMOS with multi-standard compatibility. Pro?ceeding of ASSCC, 2008: 37.
  • 9Lv J, Ju H, Yuan L, et al. A high speed low jitter LVDS out?put driver for serial links. Springer Analog Integrated Circuit and Signal Processing, 2011, 68: 387.
  • 10Fukaishi M, Nakamura K, Sato M, et al. A 4.25-Gb/s CMOS fiber channel transceiver with asynchronous tree-type demultiplexer and frequency conversion architecture. IEEE J Solid-State Cir?cuits, 1998,33(12): 2139.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部