期刊文献+

三维片上网络故障及拥塞感知的容错路由器设计 被引量:15

A Fault-Tolerant Design of Faults and Congestion-AwareRouter in Three-Dimensional Network-on-Chip
下载PDF
导出
摘要 三维片上网络中路由器的输入端口和交叉开关出现故障,将严重影响整个网络的性能,因此文章提出了一种故障及拥塞感知的容错路由器.通过增加一个冗余的输入端口和旁路总线,不仅能实现对输入端口和交叉开关容错的目的,而且还能在没有端口故障的情况下使用冗余端口有效地解决拥塞问题.实验表明此容错机制能够使得网络在故障路由器多、拥塞严重的情况下,仍然保持良好的性能. The faults occurring in the input ports and crossbar of the router will seriously affect the performance of the entire network in Three-dimensional Network-on-Chip.This article proposes a fault and congestion-aware fault-tolerant router.By adding a redundancy of the input port and the bypass bus,our scheme can achieve fault tolerance of input ports and crossbar faults,and can effectively solve the congestion problem in the case of no fault port using the redundant port.The fault tolerance mechanism proposed can tolerate more fault-routers and still maintain good performance in a serious case of congestion.
出处 《电子学报》 EI CAS CSCD 北大核心 2013年第5期912-917,共6页 Acta Electronica Sinica
基金 国家自然科学基金(No.61274036 No.61106038) 安徽高校省级自然科学研究重点项目(No.KJ2010A269) 安徽省科技攻关项目(No.11010202190)
关键词 三维片上网络 故障 拥塞 容错路由器 旁路机制 three-dimensional network-on-chip fault congestion fault-tolerant router bypass mechanism
  • 相关文献

参考文献11

  • 1B S Feero,P P Pande.Networks-on-chip in a three-dimensional environment:A performance evaluation[J].IEEE Transactions on Computers,2009,58(1):32-45.
  • 2梁华国,李鑫,陈田,王伟,易茂祥.并行折叠计数器的BIST方案[J].电子学报,2012,40(5):1030-1033. 被引量:4
  • 3J D Owens.Research challenges for on-chip interconnection networks[J].Micro,2007,27(5):96-108.
  • 4D Fick,D A Andrew,et al.Vicis:a reliable network for unreliable silicon[A].Proceedings of Design Automation Conference 2009[C].San Francisco:ACM,2009.812-817.
  • 5欧阳一鸣,成丽丽,梁华国.一种基于变长数据块相关性统计的测试数据压缩和解压方法[J].电子学报,2008,36(2):298-302. 被引量:12
  • 6王颀,单智阳,朱云涛,邵丙铣.串扰约束下超深亚微米顶层互连线性能的优化设计[J].电子学报,2006,34(2):214-219. 被引量:4
  • 7G Cristian,P Pande,et al.Methodologices and algorithms for testing switch-based NoC interconnects[A].Proceedings of International Symposium on Defect and Fault Tolerance in VLSI System[C].Monterey:IEEE,2005.238-246.
  • 8Chao-chao Feng,Zhong-hai Lu,et al.A low-overhead faultaware deflection routing algorithm for 3D NoC[A].Proceedings of IEEE Computer Society Annual Symposium[C].Chennai:IEEE,2011.19-24.
  • 9N Rameshan,V Laxmi,et al.Minimal path,fault tolerant,QoS aware routing with node and link failure in 2-D mesh NoC[A].Proceesings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems[C].Kyoto:IEEE,2010.60-66.
  • 10A DeOrio,D Fick,et al.A reliable routing architecture and algorithm for NoCs[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2012.31 (5):726-739.

二级参考文献30

  • 1韩银和,李晓维,徐勇军,李华伟.应用Variable-Tail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350. 被引量:26
  • 2梁华国,方祥圣,蒋翠云,欧阳一鸣,易茂祥.一种选择折叠计数状态转移的BIST方案[J].计算机研究与发展,2006,43(2):343-349. 被引量:12
  • 3梁华国,刘军,蒋翠云,欧阳一鸣,易茂祥.约束输入精简的多扫描链BIST方案[J].计算机辅助设计与图形学学报,2007,19(3):371-375. 被引量:15
  • 4N A Touba. Survey of test vector compression techniques[ J]. Design & Test of Computers,2006,23(4) :294- 303.
  • 5Michael L Bushnell, Vishwani D Agrawal. Essentials of Elec- tronic Testing for Digital, Memory & Mixed-Signal VLSI Cir- cuits [ M]. New York: Kluwer Academic Publisher, 2002. 498 - 512.
  • 6Rajski Janusz, Tyszer Jerzy. Design of Phase shifters for BIST Applications [ A] .Proc VLSI Test Symp[ C] .Monterey Cali- fornia 1998:218 - 224.
  • 7J Rajski, N Tamarapalli, J Tysezer. Automated synthesis of phase shifters for built-in serf-test applications [ J ]. 1EEE Transcation on Computer-Aided Design of Integrated Circuits and Systems,2009,19(10):1175- 1188.
  • 8International Technology Roadmap for Semiconductor,ITRS 2003[S].International Semtech,2003.
  • 9Havemann R H,Hutchby J A.High-performance interconnects:an integration overview[J].Proc of the IEEE,2001,89(5):586-601.
  • 10Naeemi A,Davis J A,Meindl J D.Optimal global interconnects for GSI[J].IEEE Trans Electron Devices,2003,50(4):980-987.

共引文献16

同被引文献131

  • 1刘有耀,韩俊刚.超立方体双环互连网络及路由算法[J].计算机应用研究,2009,26(3):997-1000. 被引量:4
  • 2欧阳一鸣,刘蓓,齐芸.三维片上网络测试的时间优化方法[J].计算机研究与发展,2010,47(S1):332-336. 被引量:4
  • 3向东,陈爱,孙家广.基于局部故障块三维mesh/torus网的容错路由[J].计算机学报,2004,27(5):611-618. 被引量:3
  • 4封国强,蔡坚,王水弟.硅通孔互连技术的开发与应用[J].电子与封装,2006,6(11):15-18. 被引量:8
  • 5马立伟,孙义和.片上网络拓朴优化:在离散平面上布局与布线[J].电子学报,2007,35(5):906-911. 被引量:8
  • 6Dally, William J, Brian Towles. Route packets, not wires: On- chip interconnecfion networksE A1. Proceedings of Design Au- tomation Confelence [ C]. Las Vegas: ACM, 2001.684 - 689.
  • 7Liu,Cheng,Lei Zlaang, Yinhe Han, Xiaowei Li. Vertical inter- connects squeezing in symmetric 3D mesh network-on-chip EA]. Proceedings of the 16th Asia and South Pacific Design Automation Conference E C ]. Piscataway: IEEE, 2011. 357 - 362:
  • 8Fick, David, Andrew DeOrio, Jin Hu, Valeria Bertacco, David Blaauw, Dennis Sylvester. Vicis: a reliable network for unreli- able silicon[ A ]. Proceedings of the 46th Annual Design Au- tomation Conference[ C] .New York: ACM,2009. 812- 817.
  • 9Zhang, Zlaen, Alain Greiner, Sami Taktak. A recontigurablc muting algorithm for a fault-tolerant 2D-Mesh Network-on- Chip[ A]. ProceeAings of Design Automation Conference[ C]. Anaheim: ACM/IIEEE, 2008.441 - 446.
  • 10Feng Chaochao, Minxuan 2ang. A low-overhead fault-aware deflection muting algorithm for 3D network-on-chip[ A ]. Pro- ceedings of 2011 IEEE. Annual Symposium on Computer Soci- ety[C]. Chennai :lEEE,2011.19 - 24.

引证文献15

二级引证文献54

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部