期刊文献+

一种用于片上网络的异步共享FIFO设计 被引量:4

Design of a Asynchronous Shared-FIFO for NoC
下载PDF
导出
摘要 针对片上网络(NoC),本文提出一种能被多个输入端口共享的新型异步FIFO结构.与传统FIFO结构相比,共享FIFO能提高片上网络FIFO单元的利用率.实验结果表明,采用共享FIFO结构片上网络吞吐量和平均延时较传统FIFO结构片上网络有着明显改善. For Network-on-Chip(NoC),this observation motivates us to design a new FIFO architecture which allows itself to be shared by multiple input ports.The shared-FIFO can improve the utilization of FIFO cells compared to a conventional FIFO in NoC.Experimental results show that the proposed shared-FIFO enhances throughput and average latency of NoC obviously compared to the conventional FIFO.
出处 《微电子学与计算机》 CSCD 北大核心 2013年第7期159-162,共4页 Microelectronics & Computer
基金 教育部科学技术研究重点项目(210080) 南通市科技计划应用研究项目(BK2011039) 南通大学自然科学研究交通运输专项(11ZJ001)
关键词 片上网络 片上路由器 共享FIFO 吞吐量 平均延时 network-on-chip on-chip router shared-FIFO throughput average latency
  • 相关文献

参考文献7

  • 1Willian J Dally, Towles 13. Route packets, not wires: on- chip interconnection networks [C]//Proceedings of DAC 2001. I.as Vegas, USA:ACM, 2001: 684-689.
  • 2Benini I., De Micheli G. Networks on chips., a new SoC paradigrr[J] IEEE Computer, 2002, 35(1) .-70-78.
  • 3Ehliar A, Dake IAu. An FPGA based open source net- work-on-chip architecture[C]//2007 International Con - ference on Field Programmable Logic and Applica- tions. Amsterdam: IEEE, 2007 : 800-803.
  • 4王剑,王宏,杨志家.NOC路由节点VLSI设计[J].微电子学与计算机,2010,27(1):9-12. 被引量:3
  • 5Chen X, andPeh I;S. Leakage power modeling and optimization in interconneetion networks[C]//Proc Int Syrup Low Power Electronics and Design (ISLPED). New York, NY:ACM,2003= 90-95.
  • 6Hu J, Marculescu tL Application-specific buffer space allocation for networks-on-chip router design[C]// Proe IEEE/ACM Int Conf Computer-aided design (IC- CAD), USA: IEEE,2004: 354-361.
  • 7Fazzino F, Palesi M, Patti D. Noxim:network-on-chip simulator [ EB/OL]. [ 2012-11-02 ]. http://noxim. soureeforge, net, 2008.

二级参考文献7

  • 1魏建军,康继昌,雷艳静.NOC的平衡设计[J].微电子学与计算机,2007,24(5):54-57. 被引量:11
  • 2Dally W J, Towles B Route Packets. Not wires: on - chip interconnection networks[ C]//Design Automation Conference. Standford University, ACM Press, 2001: 684- 689.
  • 3Benini L, De Micheli G. Networks on chips: a new SoC paradigm[J]. IEEE Computer, 2002,35(1) :70-78.
  • 4Ehliar A, Dake Liu. An FPGA based open source network - on - chip architecture[C]//2007 International Conference on Field Programmable Logic and Applications. Amsterdam, 2007: 800 - 803.
  • 5SalahY, Atri M, Tourki R. Design of a 2D meshtorus router for network on chip[ C]//2007 IEEE International Symposium on Signal Processing and Information Technology. Giza, 2007: 626-631.
  • 6Pande P P, Grecu C, Ivanov A, et al. Design of a switch for network on chip applications [ C]// Proceedings of the 2003 International Symposium on Circuits and Systems. 2003 : 217 - 220.
  • 7王涛.一种可综合的轮换仲裁控制器设计[J].微电子学与计算机,2003,20(9):73-75. 被引量:7

共引文献2

同被引文献24

引证文献4

二级引证文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部