期刊文献+

一种共振隧穿二极管三值逻辑电路设计方法 被引量:1

Design methodology of ternary logic circuit on resonant tunneling diode
原文传递
导出
摘要 通过对多值单稳态—多稳态转换逻辑单元的分析,发现开关信号理论可以准确地解释其工作原理。在此基础上,提出了三值共振隧穿二极管电路一般结构,用于实现任意三值逻辑函数。相应的电路设计方法可归为求取开关函数的最简表达式,并用异质结场效应晶体管实现,从而避免电路中共振隧穿二极管参数的调整,简化整个设计过程。模拟仿真表明所设计的电路具有正确的逻辑功能。 A new operator was introduced based on the switch-signal theory to describe the operating principle of ternary monostable-to-multistable transition logic element. A novel ternary RTD circuit topology and corresponding method were also proposed, which could make the design process straightforward to simplify the switch functions and implement the circuit with transistor networks. Furthermore, it could also avoid modifying the parameters of RTD in the process. Finally, the circuits were verified by simulation with extensively validated models.
作者 韦一 沈继忠
出处 《山东大学学报(工学版)》 CAS 北大核心 2013年第3期94-98,共5页 Journal of Shandong University(Engineering Science)
基金 国家自然科学基金资助项目(61071062)
关键词 纳米电子器件 共振隧穿二极管 三值逻辑 电路设计 开关信号理论 nanoelectronic device resonant tunneling diode(RTD) ternary logic circuit design switch-signal theory
  • 相关文献

参考文献24

  • 1章专,原建利,陈俭金.基于可限加分解阵的三值ECL电路设计算法[J].山东大学学报(理学版),2010,45(3):45-49. 被引量:3
  • 2CUNHA R,BOUDINOV H,CARRO L. Quaternarylook-up tables using voltage-mode CMOS logic design[C ] //Proceedings of the 37th International Symposiumon Multiple-Valued Logic. Oslo, Norway; IEEE, 2007:56-61.
  • 3KALINNIKOV V A. Application of multiple-valued logicin digital technology ( Review) [ J ]. Instruments andExperimental Techniques, 2006, 49(6) : 743-751.
  • 4DA SILVA R C G, BOUDINOV H,CARRO L. A celllibrary for low power high performance CMOS voltage-mode quaternary logic [ C ] //Proceedings of the 19th An-nual Symposium on Integrated Circuits and Systems De-sign. Ouro Preto, Brazil: ACM, 2006: 167-172.
  • 5GONZALEZ A F,BHATTACHARYA M, KULKARNIS. CMOS implementation of a multiple-valued logicsigned-digit full adder based on negative-differential-re-sistance devices [ J ]. IEEE Journal of Solid-State Cir-cuits, 2001, 36(6) :924-932.
  • 6CURRENT K W. Current-mode CMOS multiple-valuedlogic-circuits [ J]. IEEE Journal of Solid-State Circuits,1994,29(2) :95-107.
  • 7WEI Y,SHEN J Z. Design of nanopipelined adder basedon resonant tunneling diode [ J]. Microelectronics Jour-nal, 2012,43(6) :353-357.
  • 8NUNEZ J,AVEDILLO M J, QUINTANA J M. Two-phase RTD-CMOS pipelined circuits [ J]. IEEE Transac-tions on Nanotechnology, 2012, 11(6) : 1063-1066.
  • 9LEE J,LEE J,YANG K. A low-power 40-Gb/s 1 :2 de-multiplexer IC based on a resonant tunneling diode [ J].IEEE Transactions on Nanotechnology, 2012,11(3):431^34.
  • 10WEI Y, SHEN J Z. Novel universal threshold logic gatebased on RTD and its application[ J]. MicroelectronicsJournal, 2011,42(6) :851-854.

二级参考文献30

  • 1林弥,孙浙永,沈继忠.基于RTD的与非门和或非门设计[J].科技通报,2004,20(5):434-437. 被引量:6
  • 2郭维廉,牛萍娟,李晓云,刘宏伟,李鸿强.遏止(Quenching)及其在分析RTD逻辑电路中的应用[J].固体电子学研究与进展,2005,25(3):403-409. 被引量:1
  • 3CURRENT K W. Current- mode CMOS multiple-valued logic circuits [J]. IEEE J Solid-State Circuits, 1994, 29 (2): 95-107.
  • 4CHEN K J, WAHO T, MAEZAWA K, et al. An exclusive-or logic circuit based on controlled quenching of series- connected negative differential resistance devices [J]. IEEE Electron Device Letters, 1996, 17 (6) : 309 - 311.
  • 5WAHO T, CHEN K J, YAMAMOTO M. A novel multiplevalued logic gate using resonant tunneling devices [J]. IEEE Electron Device Letters, 1996, 17 (5) : 223 - 225.
  • 6SEABAUGH A, BRAR B, MORRIS F, et al. Resonanttunneling mixed-signal circuit technology [J]. Solid State Electronics, 1999, 43 (8): 1355-1365.
  • 7JOUPPI N P, SIDIROPOULOS S, MENON S. A speed, and supply noise evaluation of ECL driver circuits [ J ]. IEEE Journal of Solid-State Circuits, 1996, 31 (1) :38.
  • 8WATANABE Y, HOMMA N, DEGAWA K, et al. High-level design of multiple-valued arithmetic circuits based on arithmetic description language [ C ]// Proceedings of 38th IEEE International Symposium on Multiple Valued Logic. California: IEEE Computer Society Press, 2008 : 112-117.
  • 9WU Xunwei, ZHANG Zhuan. Theory of differential current switches and logic design of ternary ECL circuits at switch level [ J ]. Intemational Journal of Electronics, 1991, 71 (6) : 1023-1035.
  • 10何小艇.数字电路.杭州:浙江大学出版社,2000.

共引文献12

同被引文献11

  • 1郭维廉.共振隧穿器件概述——共振隧穿器件讲座(1)[J].微纳电子技术,2005,42(9):398-404. 被引量:6
  • 2林弥,吕伟锋,孙玲玲.基于RT器件的三值与非门、或非门电路设计[J].Journal of Semiconductors,2007,28(12):1983-1987. 被引量:9
  • 3COMPANO R,MOLENKAMP L,PAUL D J.Technology roadmap for nanoelectronics,eurapean commission IST programme:future and emerging technolgies[EB/OL].(1999-09-22)[2016-01-20].http://nanworld.org/Nanolibrary/nanoroad.pdf.
  • 4NUNEZ J,QUINTANA J M,AVEDILLO M J.Holding preserving in RTD-based multiple-valued quantizers[C]//Proceedings of the 7thIEEE Conference on Nanotechnology.Hong Kong,China,2007:611-615.
  • 5LIN M,ZHANG H P,SUN L L.Testability design of multi-valued RTD circuits[C]//Proceedings of 2011 International Conference on Electronics,Communications and Control(ICECC).Ningbo,China,2011:510-513.
  • 6BEREZOWSKI K S,VRUDHULA S B K.Multiple-valued logic circuits design using negative differential resistance devices[C]//Proceedings of the 37thInternational Symposium on Multiple-Valued Logic.Oslo,Norway,2007:24.
  • 7BHATTACHARYA M,MAZUMDER P.Augmentation of SPICE for simulation of circuits containing resonant tunneling diodes[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2001,20(1):39-50.
  • 8SCHULMAN J N,de los SANTOS H J,CHOW D H.Physics-based RTD current-voltage equation[J].IEEE Electron Device Letters,1996,17(5):220-222.
  • 9NUNEZ J,QUINTANA J M,AVEDILLO M J.Correct DC operation in RTD-based ternary inverters[C]//Proceedings of the 2nd IEEE International Conference on Nano/Micro Engineered and Molecular Systems.Bangkok,Thailand,2007:860-865.
  • 10WAHO T,CHEN K J,YAMAMOTO M.A novel multiple-valued logic gate using resonant tunneling devices[J].IEEE Electron Device Letters,1996,17(5):223-225.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部