期刊文献+

高增益轨对轨运算放大器的设计实现 被引量:1

Design and Implementation of High Gain Rail-to-rail Operational Amplifier
下载PDF
导出
摘要 为提高运放性能和增大输入输出信号动态范围,往往采用轨对轨输入输出结构的运放。介绍了一款基于0.35um CMOS工艺设计的恒定跨导轨对轨输入/输出运算放大器,不同于传统的输入结构,该电路采用了一种改进的输入结构和CLASS AB输出结构,两级的折叠共源共栅运放,其输入和输出均能工作在轨对轨的范围内。仿真结果表明该电路在整个共模电平范围内直流增益大于90dB,输出摆幅可达到100mV^vdd-100mV,功耗仅为300uW。电路结构简单紧凑,实现了在整个共模电平范围内的高增益,可广泛应用于精密放大领域。 In order to improve the performance of the operational amplifier and augment the dynamic range of input and output signal, rail -to-rail input and output structure is used commonly. The operational amplifier with constant transconductance, rail-to-rail input and output was designed based on 0.35um CMOS process. The amplifier is different from traditional input structure,it takes an improved in- put and CLASS AB output structure, and the two stage folded cascade structure is also considered. The input and output of amplifier can be worked in the range of rail-to-rail station. The simulation results demonstrate DC gain is larger than 90dB in the range of the whole common mode,and its slew rate can be reach to 100mV - vdd-100mV,but the power is only 300uW. For its simple and compact struc- ture, this op-amp can reach to high gain in the range of whole common mode and it is suitable for precision amplify field.
出处 《计算机技术与发展》 2013年第8期152-156,共5页 Computer Technology and Development
基金 "十二五"微电子预研(51308010601) 某国防预研基金(9140A08010712HK6101) 中国航空工业集团公司创新基金(2010BD63111)
关键词 轨对轨 增益 共源共栅 运算放大器 rail-to-rail gain cascode operational amplifier
  • 相关文献

参考文献12

二级参考文献51

  • 1严晓浪,吴晓波.低压低功耗模拟集成电路的发展[J].微电子学,2004,34(4):371-376. 被引量:10
  • 2陈晓飞,刘三清,张诗娟,陈曙.一种新颖的全差分CMOS运算放大器的设计[J].华中科技大学学报(自然科学版),2004,32(12):21-23. 被引量:3
  • 3朱莹,李丽,杨盛光,何书专,张川.一种高共模抑制比恒定跨导运算放大器[J].微电子学,2007,37(2):242-245. 被引量:4
  • 4Baez-Villegas D, Silva Martinez J. Quasi rail to-rail very low voltage OP AMP with a single PMOS input differentiai pair[J]. IEEE Trans on Circuit and System-II, 2006, 53(11): 1 175-1 179.
  • 5Yan Shouli, Hu Jingyu, Song Tongyu, et al. A constant-gm rail to-rail op amp input stage using dynamic current scaling technique[C] // IEEE International Symposium on Circuits and System. Kobe: IEEE, 2005:2 567 -2 570.
  • 6Yavari M, Maghari N, Shoaei O. An accurate analysis of slew rate for two-stage CMOS op amps[J].IEEE Trans on Circuit and System--II, 2005, 52(3)164-167.
  • 7Chiu Jui-Te. Rail to-rail operational amplifier with an enhanced slew rate: United States Patent, 7339430 [P]. 2006 07-26.
  • 8Rezaei M, Zhian-Tabasy E, Ashtiani S J. Slew rate enhancement method for folded cascode amplifiers [J]. Electronics Letters, 2008, 44 (21): 1 226- 1 228.
  • 9艾伦.CMOS模拟集成电路设计[M].2版.冯军,李智群,译.北京:电子工业出版社,2005.
  • 10Ramirez-Angulo J, I.opez-Martin G, et al. Class-AB fully differenti A J, Carvajal R al voltage followers[J]. IEEE Trans on Circuit and System-II 2008, 55(2). 131-135.

共引文献106

同被引文献4

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部