期刊文献+

数字集成电路多周期路径的设计实现方法 被引量:1

Implementation of Multi-cycle Path in Digital IC Design
下载PDF
导出
摘要 多周期路径是将复杂电路运算拆分在多个时钟周期完成,从而提高电路总体运行频率的一种设计方法,是数字电路中广泛使用的一种设计手段。实践中多周期路径的设计、约束与实现经常误用导致设计迭代和反复。文中结合在研项目,对多周期路径的产生机理进行了系统的分析,针对设计中常见的问题展开分析,提出了一种多周期路径的设计实现和施加约束的方法。实践结果表明,采用文中提供的方法可以有效避免多周期路径的误用,减少设计迭代,提高设计效率。 Multi-cycle path is the data path which needs multiple clock cycle to complete computation in the circuit. Multi-cycle path is widely used in digital integrated circuit design to improve the operating frequency of the circuit. However, it is frequently found design it- eration as the result of multi-cycle path being misused in design practice. By the research and analysis of multi-cycle path in IC design and problems often found during design process, a way of multi-cycle path implementing and constraint is presented. The result shows that this method avoids the misuse of multi-cycle path efficiently, improves design efficiency and shortens the whole design process.
出处 《计算机技术与发展》 2013年第8期204-206,211,共4页 Computer Technology and Development
基金 "十二五"微电子预研(51308010601) 总装预研基金(9140A08010712HK6101) 中国航空工业集团公司创新基金(2010BD63111)
关键词 多周期路径 数字集成电路 静态时序分析 时序电路 multi-cycle path digital integrated circuit static timing analysis sequential circuit
  • 相关文献

参考文献12

二级参考文献43

  • 1孟祥印,肖世德.基于先进集成电路多输出线性直流稳压电源设计[J].微计算机信息,2005,21(1):154-155. 被引量:21
  • 2许伟坚,周剑扬,吴伟贤,陈辉煌.基于PSL/Sugar语言的RISC模块验证[J].厦门大学学报(自然科学版),2005,44(3):337-340. 被引量:2
  • 3夏宏美,李成诗,韩芳,赖宗声.深亚微米超大规模集成电路的静态时序分析[J].微计算机信息,2006(03Z):215-218. 被引量:6
  • 4张华,郭建,韩俊刚.基于PSL断言的宽带电路交换芯片验证[J].计算机工程,2007,33(14):216-218. 被引量:3
  • 5Himanshu Bhatnagar著.张文俊译.高级ASIC芯片综合.清华大学出版社.2007.6.
  • 6TZOREF R,BRINKMANN R,NEVO Z.Research report on improved symbolic search strategies and model reduction for static property checking,PROSYD D3.2/2[R/OL].(2005-03-15)[2009-03].http://www.prosyd.org/twiki/pub/Public/Public Deliverableold/Prosyd 3.2_2publicversion.pdf.
  • 7BLOEM R,JOBSTMANN B,PNUELI A.Property-based logic synthesis for rapid design prototyping,PROSYD D2.2/1[R/OL].(2005-09-01)[2009-03].http://www.prosyd.org/twiki/pub/Public/Public Deliverableold/Prosyd2.2_1.pdf.
  • 8BLOEM R,GALLER S,JOBSTMANN B,et al.Specify,compile,run:hardware from PSL[J].Electronic Notes in Theoretical Computer Science,2007,190(4):3-16.
  • 9BOULE M,ZILIC Z.Efficient automata-based assertion-checker synthesis of PSL properties[J].ACM Trans on Design Automation of Electronic Systems,2008,13(4):4-1-4-21.
  • 10ESPARZA J,HANSEL D,ROSSMANNITH P,et al.Efficient algorithms for model checking pushdown systems[C] //Proc of the 12th International Conference on Computer Aided Verification.Berlin:Springer-Verlag,2000:299-310.

共引文献11

同被引文献7

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部