期刊文献+

硅基转接板上传输线的电学特性 被引量:1

Electrical Properties of Transmission Lines Fabricated on Silicon Interposer
下载PDF
导出
摘要 对硅基转接板上单层RDL(redistribution layer)和多层RDL传输线的损耗特性进行了深入的分析和比较。研究了硅的电阻率、传输线几何尺寸(包括线宽,线高和介质厚度等)对传输特性的影响,并总结了硅基上单层RDL和多层RDL传输线的不同传输规律。另外,提出了一种优化的叠层结构和差分信号线结构,大大改善了硅基上互连结构的传输性能。 In this paper, transmission properties of interconnect structures, fabricated on silicon substrate with one RDL(redistribution lalyer) and multi RDL, are deeply investigated and compared. the influence of silicon resistivity and physical size including line width, height of line and dielectric on transmission performance are detailed analyzed. In addition, in order to minimize transmission losses, we analyze the influence of stack up design and type of transmission line. An unconventional stack up design and differential lines structure is proposed that minimizes transmission losses.
出处 《科学技术与工程》 北大核心 2013年第20期5790-5795,共6页 Science Technology and Engineering
关键词 硅基转接板 电阻率 传输线 插入损耗 差分信号线 Silicon interposer resistivity transmission lines insertion loss differential signal lines
  • 相关文献

参考文献8

  • 1Tummala R, Sundaram V, Chatterjee R, et aL Trend from ICs to 3D ICs to 3D systems. Proceedings of Custom Integrated Circuits Confer-enee, 2009 : 439-444.
  • 2Oizono Y, Nabeshima Y, Okumura T, et al. PDN impedance model- ing of 3 D system-in-package. Proceedings of Electrical Design of Ad- vanced Packaging and Systems Symposium (EDAPS), 2011:1-4.
  • 3Kim N, Wu Daniel, Carrel J, et al. Channel design methodology for 28 Gb/s SerDes FPGA applications with stacked silicon interconnect Technology. Proceedings of 63th Electronic Components and Technol- ogy Conference, 2012:1786-1793.
  • 4Kim N, Wu Daniel, Kim D, et al. Interposer design optimization for high frequency signal transmission in passive and active interposer u- sing through silicon Via (TSV). Proceedings of 62th Electronic Com- ponents and Technology Conference, 2011 : 1160-1167.
  • 5Kim J, Pak J S, Cho Jonghyun, et al. High-frequency scalable elec- trical model and analysis of a through silicon Via (TSV). Transac- tions on Components, Packaging, and Manufacturing Technology, 2011; 1(2) : 181-195.
  • 6Kato S, Tango T, Hasegawa K, et al. Electrical design and character- ization of Si interposer for system-in-package (SIP). Proceedings of 60th Electronic Components and Technology Conference, 2009: 1648-1653.
  • 7Byungsub K, Yong Liu, Dickson T O, et al. A 10 Gb/s compact low-power serial I/O with DFE-IIR equalization in 65-nm CMOS. Transactions on Solid-State Circuits, 2009; 44 (12) : 3526-3538.
  • 8Dickson T O, Liu Yong, Rylov S V, et al. An 8x 10-Gb/s source- synchronous I/0 system based on high-density silicon carrier inter- connects. Transactions on Solid-State Circuits, 2009; 47 (4): 884-896.

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部