期刊文献+

一种可校准的低温漂基准电流源 被引量:3

Design of a trimmed current reference with a low temperature drift
下载PDF
导出
摘要 针对由于工艺偏差导致的器件误差和不匹配性会严重降低基准源的性能,在研究器件失配的基础上,设计了幅值在15~80μA之间可调的基准电流源Iref,同时利用温度补偿电路来提高其温度特性.为了进一步提高基准源的精度,提出了一个双向校准电路,它由8bit的外部信号控制校准电流的方向及大小,并采用二进制加权的编码方式实现127级的等比数列电流校准.基于CMOS 0.13μm工艺,在输出电流为15μA,温度范围为-40℃~120℃的仿真条件下,基准电流温度系数为26ppm/℃.实测结果表明,电流源校正范围为-14.3%.Iref~14.3%.Iref,校正精度为0.11%.Iref,可应用在高精度的A/D和D/A转换器等集成电路中. Component tolerances and mismatches due to process variations severely degrade the performance of bandgap reference circuits. Based on device mismatch models, a current reference Iref with adjustable output current from 15μA to 80μA is designed. A compensated circuit is used to reduce the temperature drift. To achieve more accurate current reference, an 8 bit bi-directional trimming array with 127 current levels is proposed. This digitally programmable array is binary weighted for accuracy and flexibility. Simulation shows that the temperature coefficient is 26 ppm/℃ over the wide range of -40℃ to 120℃ when the output current is 15 μA. Based on the CMOS 0.13 μm technology, the measurement results show that the trimmed range and precision for current reference are -14.3%. Ire~ 14. 3% ·Iref and 0.11%· Iref, respectively. The circuit could be applied to high precision A/D and D/A converters.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2013年第4期130-136,共7页 Journal of Xidian University
基金 国家重大科技专项资助项目(2010ZX03002-001-02) 中央高校基本科研业务费资助项目(K50511250006)
关键词 基准电流 温度系数 工艺偏差 校准 current reference temperature coefficient process variations trimming
  • 相关文献

参考文献11

  • 1Dave M, Baghini M S, Sharma D K. A Process and Temperature Compensated Current Reference Circuit in CMOS Process[J]. MicroelectronicsJournal, 2012, 43(2): 89-97.
  • 2Badillo A. 1. 5 V CMOS Current Reference with Extended Temperature Operating Range[CJ / /IEEE International Symposium on Circuits and Systems. Phoenix: IEEE, 2002: 197-200.
  • 3来新泉,郝琦,袁冰,陈雷,叶强.一种二阶曲率补偿的高精度带隙基准电压源[J].西安电子科技大学学报,2010,37(5):911-915. 被引量:10
  • 4孙金中,冯炳军.一种新型CMOS电流模带隙基准源的设计[J].固体电子学研究与进展,2010,30(4):554-558. 被引量:5
  • 5Ge Guang, Zhang Cheng, Hoogzaad G, et at. A Single-Trim CMOS Bandgap Reference with a 30 Inaccuracy of ± 0.15% from -40°C to 125°C[J]. IEE[Journal of Solid-State Circuits, 2011, 46(11): 2693-2701.
  • 6Yang B D, Shin Y K, LeeJ S, et at. An Accurate Current Reference Using Temperature and Process Compensation Current Mirror[CJ / /IEEE Asian Solid-State Circuits Conference. Taipei: IEEE, 2009: 241-244.
  • 7毕查德-拉扎维.模拟CMOS集成电路设计[M].陈贵灿,程军,张瑞智,等译.西安:西安交通大学出版社,2003:458-464.
  • 8Tuinhout H. Improving BiCMOS Technologies Using BJT Parametric Mismatch Characterization[CJ / /Proc Bipolarl BiCMOS Circuits and Technology Meeting. Piscataway: IEEE, 2003: 163-170.
  • 9PelgromJ M, Duinmaijer CJ, Welbers P G. Matching Properties of MOS Transistorsj I}. IEE[Journal of Solid-State Circuits, 1989, 24(5): 1433-1440.
  • 10BritoJ P M, Klimach H, Bampi S. A 4-Bits Trimmed CMOS Bandgap Reference with an Improved Matching Modeling Design[CJ//IEEE International Symposium on Circuits and Systems. New Orleans: IEEE, 2007: 1911-1913.

二级参考文献22

  • 1Wang Hongyi,Lai Xinquan,Li Yushan,et al.A Piecewise-Linear Compensated Bandgap Reference[J].Chinese Journal Of Semiconductors,2004,25(7):771-776.
  • 2Lai Xinquan,Xu Ziyou,Li Yanming,et al.A CMOS Piecewise Curvature-compensated Voltage Reference[J].Microelectronics Journal,2009,40(1):39-45.
  • 3Allen P E,Holberg D R.CMOS Analog Circuit Design[M].2nd Ed.Beijin:Publishing House of Electronics Industry,2005:125-127.
  • 4Malcovati P,Maloberti F,Fiocchi C,et al.Curvature-Compensated BiCMOS Bandgap with 1-V Supply Voltage[J].IEEE Journal of Solid-State Circuits,2001,36(7):1076-1081.
  • 5Aldokhaiel A,Yamazaki A,Ismail M.A Sub-1 Volt CMOS Bandgap Voltage Reference Based on Body-Driven Technique[C] //The 2nd Annual IEEE Northeast Workshop on Circuits and Systems.Montreel:IEEE,2004:5-8.
  • 6Huang W J,Liu S I.Capacitor-free Low Dropout Regulators Using Nested Miller Compensation with Active Resister and 1-bit Programmable Capacitor Array[J].IET Circuits Devices Systems,2008,2(3):306-316.
  • 7Razavi B.Design of Anolog CMOS Integrated Circuits[M].Boston:McGraw-Hill,2001:307-320.
  • 8Palumbo G,Pennisi S.Design Methodology and Advances in Nested-Miller Compensation[J].IEEE Trans on Circuits and Systems-I:Fundamental Theory and Applications,2002,7(49):893-902.
  • 9Leung C Y,Leung K N.Design of A 1 5-V High-Order Curvature-Compensated CMOS Bandgap Reference[C] //Proc 2004 IEEE Int 2004 IEEE International Symposium on Circuits and Systems:1.Vancouver:IEEE Press,2004:49-52.
  • 10Zhang Chuan,He Shuzhuan,Zhu Ying,et al.A High Precision CMOS Bandgap Reference with Second-order Curvature-compensation[C] //ASICON 2007 7th Int 2007 7th International Conference on ASIC Proceeding.Shanghai:IEEE Press,2007:553-556.

共引文献13

同被引文献7

引证文献3

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部