期刊文献+

层次式直接边界元计算VLSI三维互连电容 被引量:2

Hierarchical Computation of 3-D Interconnect Capacitance Using Direct Boundary Element Method
下载PDF
导出
摘要 文中将 Appel处理多体问题的层次式算法思想实现于直接边界元法 ,用以计算 VL SI三维互连寄生电容 .直接边界积分方程同时含有边界上的电势与法向电场强度 ,能比间接边界元法更方便地处理多介质及有限介质结构 .直接边界元法的层次式计算涉及对三种边界 (强加边界、自然边界与介质交界面 )及两种积分核 (1/r与 1/r3)的处理 ,显著区别于基于间接边界元法、仅处理强加边界与一种积分核的层次式算法 .文中以边界元的层次划分为基础 ,实现系数矩阵的层次式形成与存储 ,并在 GMRES迭代中实现层次式矩阵——向量乘法 ,显著提高了计算速度 . The idea of Appel's hierarchical algorithm handling the many body problem is implemented in the direct boundary element method (BEM) for computation of 3 D VLSI parasitic capacitance. Both the electric potential and normal electric field intensity on the boundary are involved, so it can be much easier to handle problems with multiple dielectrics and finite dielectric structure than the indirect BEM. Three kinds of boundaries (forced boundary, natural boundary and dielectric interface) are treated. Two integral kernels with different singularity ( 1/r, 1/r 3 ) are involved while computing the interaction between the boundary elements. These features make it significantly distinct from the hierarchical algorithm based on the indirect BEM, which only handles single dielectric, one integral kernel and one forced boundary. The coefficient matrix is generated and stored hierarchically in this paper. As a result, computation cost of the matrix is reduced, and the matrix vector multiplication in the GMRES iteration is accelerated, so computation speed is improved significantly.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2000年第8期635-640,共6页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金!( 698760 2 4) 国家"九七三"重点基础研究基金!( G19980 3 0 411)及美国 Synopsys公司资助
关键词 VLSI 寄生电容 直接边界元法 层次式计算 VLSI, parasitic capacitance, direct boundary element method, hierarchical computation
  • 相关文献

参考文献3

二级参考文献1

  • 1Wang Z,IEEE Trans CAD

共引文献13

同被引文献26

  • 1Ho R,Mai W K,Horowitz A M.The future of wires[J].Proceedings of the IEEE,2001,89(4):490-504
  • 2Lu Taotao,Wang Zeyi,Yu Wenjian.Hierarchical block boundary-element method (HBBEM):a fast field solver for 3-D capacitance extraction[J].IEEE Transactions on Microwave Theory and Techniques,2004,52(1):10-19
  • 3Nabors K,White J.FastCap:a multipole accelerated 3-D capacitance extraction program[J].IEEE Transactions on Computer-Aided Design,1991,10(11):1447-1459
  • 4Dengi E A.A parasitic capacitance extraction method for VLSI interconnect modeling[D].Pittsburgh,Pennsylvania:Carnegie Mellon University,1997
  • 5Bachtold M,Spasojevic M,Lage C,et al.A system for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver[J].IEEE Transactions on Computer-Aided Design,2000,19(3):325-338
  • 6Shi W,Yu F.A divide-and-conquer algorithm for 3-D capacitance extraction[J].IEEE Transactions on Computer-Aided Design,2004,23(8):1157-1163
  • 7van Genderen A J,van Der Meijs N P.Hierarchical extraction of 3D interconnect capacitances in large regular VLSI structures[C] //Proceedings of International Conference on Computer-Aided Design,San Francisco,California,1993:764-769
  • 8Beattie M,Pileggi L.Error bounds for capacitance extraction via window techniques[J].IEEE Transactions on Computer-Aided Design,1999,18(3):311-321
  • 9Kapur S,Long D.Large-scale capacitance calculation[C] //Proceedings of Design Automation Conference,San Francisco,California,2000:744-749
  • 10Yu Wenjian,Wang Zeyi.Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain[J].IEEE Transactions on Microwave Theory Techniques,2004,52(2):560-566

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部