期刊文献+

数据驱动片内多核通信结构

Multl-core Communication Based on Data Driven
下载PDF
导出
摘要 针对当前条件下多核处理器遇到的通信瓶颈问题,设计了一种采用数据驱动机制的片内多核通信结构,该结构包括数据驱动模块和片上路由器.数据驱动模块用来进行数据完备性检测;片上路由器则实现处理器核间的通信及"簇"间通信.在Altera公司的CycloneIII开发板上使用NIOS软核构建了多核系统进行了验证.实验结果表明,本设计可以有效的实现多核片内通信,具有很好的可扩展性. For the bottleneck of multi--core communication in current technology, this paper presents a multi--core communication based on data driverL This architecture consists of Data Driven Module (DDM) and On- chip Router. DDM checks the data completeness of a procedure while On--chip Router provides communication between processor cores or "clusters". This architecture has been verified using the multi--core system constructed with the NIOS of Altera' s CycionelII. The experiment results show that this architecture can make the communication efficiently and has a good scalability.
作者 王镇 毕卓
出处 《微电子学与计算机》 CSCD 北大核心 2013年第9期58-61,共4页 Microelectronics & Computer
关键词 数据驱动 片上路由器 多核通信 data--driven on--chip router multi--core communication
  • 相关文献

参考文献9

  • 1Benini L,De Micheli G. Neteorks on chips., a new SoC paradigm[J]. IEEE Computer, 2002,35 (1) .. 70-78.
  • 2Praveen Salihundam, Shailendra Jain. A 2Tb/s 6X4 mesh network for a single--chip cloud computer with DVFS in 45nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2011.46 (4): 757-766.
  • 3George Michelogiannakis, James Balfour, William J Dally. Standford university concurrent VLSI architec- ture memo 124 elastic buffer networks--on--chip[-D]. Concurrent VLSI Architecture Group, Computer Sys- tems Laboratory, Standford University, Stanford, CA 94305.
  • 4Myong Hyon Cho, Mieszko Lis. Oblivious routing in on-- chip bandwidth-- adaptive networks[C] ff Com- puter Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology, PACT 2009. Raleigh, 2006 : 181-190.
  • 5Daniel Sanchez, George Michelogiannakis, Christos Kozyrakis/ An analysis of on- chip interconnection networks for large- scale chip multiprocessors [J]. ACM Transactions on Architecture and Code Optimi- zation (TACO), 2010,7 (1) : 1-28.
  • 6John D Pape. Implementation of an on--chip intercon- nect using the i--SLIP scheduling algorithm[D]. Aus- tin: Univeristy of Texas, 2006.
  • 7Arandi S, Evripidou P. Proguamming, multi-core archi- tectures using data-flow techniques[C]//2010 Interna- tional Conference on EWmbedded Computer Systems. Samos, 2010 : 152-161.
  • 8Simoneau W, Sendag R. An FPGa-based multi-core platform for testing and analysis of architectural tech- niquess[C] /// 2012 IEEE International Symposium on Performance Analysis of Systems and Software (IS- PASS). New Brunswick, N J, 2012 : 68-77.
  • 9Tai T, Yu-Kwong. On the design of an SoPC bases multi-core embedded system[C]//International Con- ference on Comples, Intelligent and Software Intensive Systems, 2008. CISIS 2008. Barcelona, 621-626.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部