期刊文献+

基于BU-61580的1553B总线控制器IP核的设计与实现 被引量:1

Design and Implementation of 1553B Bus Controller IP Core Based on BU-61580
下载PDF
导出
摘要 为了满足对1553B协议处理器的特定需求,设计了BU-61580总线控制器IP核.运用专用芯片设计思想,描述了总体设计思路,在FPGA上采用模块化的方法进行逐步设计.为降低出错的可能性,首先对各子模块分别做验证,最后对整体逻辑进行测试.设计的IP核成本低,集成化程度高.通过大量仿真实验,结果表明IP核的功能符合设计要求.最后经过物理验证,正确实现各项功能,能满足特定场合的应用. In order to meet the especial demand for 1553B protocol processor, this article design the bus controller IP core of BU-61580. Using the design idea of the special chip, The integrated design program is described with modularization designing method on the FPGA chip . Every module is proved for lessening the mistake rate, then testing the whole logic. The designed IP core has lower cost and has a higher level in integration. After large of simulation, the results indicate that the functions of IP core could fit the designing demand. Through physical testing at last, the IP core can achieve every function and could be applied in series of situation.
出处 《微电子学与计算机》 CSCD 北大核心 2013年第9期129-132,共4页 Microelectronics & Computer
基金 国家自然科学基金(61175029) 国防科技重点实验室基金(9140C610301080C6106 9140C6001070801)
关键词 1553B总线 BU-61580 IP核 FPGA 1553B bus BU--61580 IP core FPGA
  • 相关文献

参考文献6

  • 1Mini-ACE series BC/RT/MT advanced communication engine integrated 1553 terminal user guide[R]. 1999.
  • 2曲新春,蒋志翔.基于SOPC的1553B IP核的设计[J].计算机工程与设计,2007,28(19):4708-4712. 被引量:2
  • 3许宏杰,田泽,袁晓军.高速1553BIP核的设计与实现[J].计算机技术与发展,2009,19(12):154-157. 被引量:10
  • 4Enumala Srikrishna L, MadanMohan A, Mallikarjuna Prasad. Development of MIL-STD-1553B synthesiz- able IP core for avionic applications[J]. International Journal of Computer Science Issues. 2011,9 (8) : 488- 490.
  • 5MarkZwolinski.SystemVerilog数字系统设计[M].夏宇闻,译.北京:电子工业出版社,2011.
  • 6GJB 289A-97,中华人民共和国国家军用标准[S].1998.

二级参考文献16

  • 1齐利芳,贺占庄.SOPC设计中的两种片上总线分析[J].计算机技术与发展,2006,16(1):179-181. 被引量:9
  • 2韩霞,杨洪斌,吴悦.面向SoC的事务级验证研究[J].计算机技术与发展,2007,17(3):33-36. 被引量:10
  • 3MIL-STD-1553B-1989飞机内部时分制指令巾向应式多路传输数据总线[S].1989.
  • 4GJB5186.1-2003数字式时分制指令/响应式多路传输数据总线测试方法[S].2003.
  • 5Clifford E. Synthesis and Scripting Techniques for Designing Multi - Asynchronous Clock Designs Rev 1.1 [ M ]. SNUG. San Jose: [s. n. ] ,2001.
  • 6Clifford E, Mills D, Golson S. Asynchronous & Synchronous Reset Design Techniques - Part Deux Rev 1.3[ M]. SNUG. Boston: [s. n. ] ,2003.
  • 7SBS Technologies Inc.An interpretation of MIL-STD-1553B[Z].2001.
  • 8Condor Engineering Inc.MIL-STD-1553 Tutorial[Z].2000.
  • 9Alters Corporation.Nios Ⅱ processor reference handbook[Z].2003.
  • 10Altera Corporation.Quartus Ⅱ handbook,volume 1 design & synthesis[Z].2005.

共引文献11

同被引文献9

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部