期刊文献+

圆片级封装工艺简介及其最新发展趋势 被引量:4

WLP Process Introduction and Development Roadmap
下载PDF
导出
摘要 圆片级封装(Wafer Level Package)是近期快速崛起的创新性先进封装工艺。因其适应消费性电子产品对轻薄短小特性的需求,故而被市场广泛接受和推崇。本文将会介绍WLP的工艺流程和工艺控制,在可靠度上的挑战,和探讨圆片级封装的最新发展趋势。 Wafer Level Package ( WLP ) is one of the fastest growing segments in the advanced package industry. It is gaining popularity and promotion for its small form factor which meets miniaturization requirements of consumer electronics. This paper will WLP board level reliability introduce the WLP process flow and process control accordingly; review the challenges in ( BLR ) ; and investigate the roadmap of WLP development.
出处 《中国集成电路》 2013年第9期59-62,共4页 China lntegrated Circuit
关键词 圆片级封装 重布线层 板级可靠性测试 Wafer Level Package ( WLP ) Redistribution Layer ( RDL ) Board Level Reliability ( BLR ) Test
  • 相关文献

参考文献3

  • 1Michael Topper. Th arison of Thin Fihn Polymers Fischer, elc, "A Comp- for Wafer I,evel Packag- ence ( ECTC ), 2010 Proceedings 60th.
  • 2John HiJnl, l)anial Hliang, ell-', lnenls for Advanced Wafer "Reliahilily hullrove- Level Packaging" , System-Inlegralion Technology Conference ( ESTC ). 2010 3rd.
  • 3Haoyang eosl Wafer Chen, Tong Yah Tee, "Prolol yping of l ,ow- Level Packages" Eleelronics Technology Conference ( EPTC ), 2011 IEEE Packaging 131h.

同被引文献23

  • 1Khor C Y, Abdullah M Z, Tan H J. Tony, et al. In- vestigation of the fluid/stnlcture interaction phenomenon in IC packaging[J]. Microelectronics Reliability, 2012, 52 ( 1 ) :241-252.
  • 2Pang John H L, Chong D Y R, Low T H. Thermal Cycling Analysis of Flip-Chip Solder Joint Reliability [J]. IEEE Transactions on Components and Packaging Technologies, 2001, 24( 4 ): 705-712.
  • 3Liu X, Chen Q, Sundaram V, et al. Reliability As- sessment of Through-Silicon Vias in Muhi-Die Stack Packages [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012,12 ( 2 ):263- 271.
  • 4Rao V S, Zhang X W, Wee H S, et al. Design and Development of Fine Pitch Copper/Low-K Wafer Level Package [C]. 10th Electronics Packaging Technology Conference ( EPTC ), 2008, Singapore:850-859.
  • 5Chua T T, HO S W, LI H Y, et al. 3D Intereonnec- tion Process Development and Integration with Low Stress TSV [C].60th Electronic Components and Tech-nology Conference. Las Vegas, NV, 2010.
  • 6Fan X J. Wafer Level Packaging ( WLP ) : Fan-in, Fan-out and Three-Dimensional Integration [C]. 1 lth International Conference on Thermal, Mechanical & Multi -Physics Simulation, and Experiments in Micro- electronics and Microsystems ( EuroSimE ), 2010, Bor- deaux: 1-7.
  • 7Wu M L, Barker D. Rapid Assessment of BGA Fa- tigue Life Under Vibration Loading [J]. IEEE Transac- tions on Advanced Packaging, 2010, 33 ( 1 ):88-96.
  • 8J-STD-012-Implementation of Flip Chip and Chip Scale Technology.
  • 9刘建国.肖特基二极管的结构及引脚排列方法[J].家电检修技术(资料版),2010(6):48-48. 被引量:2
  • 10黄庆红.电子元器件封装技术发展趋势[J].电子与封装,2010,10(6):8-11. 被引量:11

引证文献4

二级引证文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部