期刊文献+

基于三维芯片热驱动的扫描测试策略 被引量:9

Three Dimensional ICs Thermal-Driven Test Application Scheme
下载PDF
导出
摘要 本文针对三维芯片测试,首先提出了一种扫描结构,这种结构考虑了硅通孔(through silicon vias)互连的代价,在有效的降低测试时间的同时,还可以压缩测试激励数据和测试响应;另外在降低温度方面,扫描树结构也有很好的表现.在三维芯片中的热点(hotspot)经常会影响性能和可靠性.接着,本文提出了一种测试向量排序策略,从而避免测试向量可能会导致温度分布不均,有效的降低了三维芯片的温度.实验结果表明,本文提出的扫描树结构要比传统的扫描链结构在峰值温度方面降低了15%.如果在扫描树结构上应用测试排序策略,芯片上峰值温度可以降低超过25%. In order to continue the Moore's law,three dimensional integrated circuit(3D IC)provides an efficient solution. Although 3D IC has a lot of advantages,it faces a set of challenges.Thermal dissipation is one of the most serious problems.In this paper,we proposed a scan architecture for 3D IC testing.Moreover,we develop a test ordering scheme in order to prevent hotspot in the 3D IC from getting higher.Experiment results present that the peak temperature can be reduced by 15%.When combined with test ordering scheme,the three dimensional scan tree can even reduce peak temperature by more than 25%.
作者 神克乐 向东
出处 《电子学报》 EI CAS CSCD 北大核心 2013年第6期1202-1206,共5页 Acta Electronica Sinica
基金 国家自然科学基金(No.60425203 No.60910003 No.61170063) 国家高技术研究发展计划(863计划)(No.2009AA01Z129)
关键词 热驱动测试策略 扫描树 三维芯片 测试排序 thermal driven scan tree 3D IC(three dimensional integrated circuit) test ordering
  • 相关文献

参考文献23

  • 1XIE Yuan, et al. Design space exploration for 3D integrated cir-cuits[j]. ACM Journal on Emerging Technologies in Comput-ing Systems,2006,2(2) :65 - 103.
  • 2WU Cheng-wen, et al. KWAI. On-chip TSV testing for threedimension integrated circuits before bonding using sense ampli-fication [ A]. Asian Test Symposium [ C]. Washington, DC,USA : TKRR Con^uter Society, 2009.450 - 455.
  • 3Wei Huang, et al. Compact thermal modeling for temperature-aware design [A] . DAC [ C] . Washington, DC, USA: IEEEComputer Society,2004.878 - 883.
  • 4CHAKRABARTY K.Test challenges for three dimension inte-grated circuits[ J] . Design & Test of Computers,2009,26 (5):26 - 35.
  • 5WU Xiao-xiao, et al. Scan-chain design and optimization forthree-dimensional integrated circuits [J]. ACM Journal on E-merging Technologies in Computing Systems,2009,5(2) :9:1-9:26.
  • 6B NOIA, et al. Optimization methods for post-bond die-inter-nal/external testing in three dimension stacked ICs[ A] . IEEEInternational Test Conference[C] .Washington,DC,USA:IEEECon^uter Society,2010.1-9.
  • 7D Xiang, et al. Low-power scan testing for test data compres-sion using a routing-driven scan architecture[ J]. TEEE Trans onComputer-Aided Design, 2009,28 (2) : 1101 - 1105 .
  • 8D Xiang,et al.Partial scan design based on valid state informa-tion and functional information[j]. TEEE Trans on Computers,2004,53(3):276-287.
  • 9X Zhou, et al. Thermal-aware task scheduling for 3-D multicoreprocessors [J] .IEEE Trans on Parallel and Distributed Systems,2010,21(1):60-71.
  • 10C Liu,et al.Thermal-aware test scheduling and hot spot tem-perature minimization for core-based systems [A]. Defect andFault Tolerance in VLSI Systems[C]. Washington, DC, USA:IEEE Con^juter Society,2005 . 552 - 560.

二级参考文献33

  • 1韩银和,李晓维,徐勇军,李华伟.应用Variable-Tail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350. 被引量:27
  • 2[1]S.Narayanan,R.Gupta and M.A.Breuer.Configuring multiple scan chains for minimum test time.International Conference on Computer Aided Design,1992:4~8
  • 3[2]R.Gupta and M.A.Breuer.Ordering storage elements in a single scan chain.International Conference on Computer-Aided Design,1991:408~411
  • 4[3]S.Narayanan,C.Njinda and M.A.Breuer.Optimal sequencing of scan registers.International Test Conference,1992:293~302
  • 5[4]Pradhan,Dhiraj K and Saxena,Jayashree.Novel scheme to reduce test application time in circuits with full scan.IEEE T-CAD,1995,14(12):1577~1586
  • 6[5]Lee,Soo Young and Saluja,kewal K.Test application time reduction for sequential circuits with scan.IEEE T-CAD,1995,14(9):1128~1140
  • 7N A Touba.Survey of test vector compression techniques[J].Design & Test of Computers,2006,23(4):294-303.
  • 8O Sinanoglu.Scan architecture with align-encode[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2008,27(12):2303-2316.
  • 9B Koenemann,C Barnhart,et al.A smartBIST variant with Guaranteed Encoding[A].The 10th Asian Test Symposium[C].Washington,DC,USA:IEEE Computer Society,2001.325-330.
  • 10C V Krishna,A Jas,N A Touba.Achieving high encoding efficiency with partial dynamic LFSR reseeding[J].ACM Transactions on Design Automation of Electronic Systerns,2004,9(4):500-516.

共引文献21

同被引文献48

  • 1向东,李开伟.低成本的两级扫描测试结构[J].计算机学报,2006,29(5):786-791. 被引量:5
  • 2Huang Yu-Jen,Li Jin-Fu,Chen Ji-Jan,et al.A built-in selftest scheme for the post-bond test of TSVs in 3D ICs. Proc of IEEE 29th VLSI Test Symposium (VTS) . 2011
  • 3MARINISSEN E J.Testing TSV-based three dimensio-nal stacked ICs. Design,Automation&Test in EuropeConference&Exhibition(DATE) . 2010
  • 4Ingelsson U,Goel S K,Lasson E,et al.Test scheduling for modular SoCs in an abort-on-fail environment. Proceedings of IEEE European Test Symposium (ETS) . 2005
  • 5Xu Qiang,Jiang Li,Li Huiyun,et al.Yield enhancement for 3D-stacked ICs:recent advances and challenges. 2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC) . 2012
  • 6Wu X X,Sun G Y,Dong X Y, et al.Cost-driven3D Integration withInterconnect Layers. 47th Design Automation Conf (DAC’’10) . 2010
  • 7Brandon Noia,Krishnendu Chakrabarty,Sandeep Kumar Goel,Erik Jan Marinissen,Jouke Verbree.Test-Architecture Optimization and Test Scheduling for TSV-Based 3-D Stacked ICs. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems . 2011
  • 8Lee, Hsien-Hsin S.,Chakrabarty, Krishnendu.Test challenges for 3D integrated circuits. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems . 2009
  • 9Hsieh A C,Hwang T T.TSV redundancy:Architecture and design issues in3-D IC. IEEE Transactions on Very Large Scale Integration (VLSI)Systems . 2012
  • 10Mottaqiallah Taouil,Said Hamdioui,Kees Beenakker.Test Impact on the Overall Die-to-Wafer 3D Stacked IC Cost. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS . 2012

引证文献9

二级引证文献23

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部