期刊文献+

基于云进化算法的NoC测试规划 被引量:2

Test Scheduling of NoC Based on Cloud Evolution Algorithm
下载PDF
导出
摘要 针对NoC测试时,如何在功耗限制下利用有限的片上资源最大化并行测试,以优化NoC测试时间的问题,文中提出一种利用云进化算法进行测试规划的方法,可以有效提高测试效率。该方法复用NoC的片上资源作为TAM,采用非抢占式测试和XY路由方式,通过云进化算法优化待测IP核在各条TAM上的分配方式寻找最佳方案。在ITC'02标准电路上的实验结果表明,该方法有效降低了测试时间,提高了测试效率。 In order to reduce the test time of NoC, the problem of how to use the limited on-chip resources to maximize parallel test in power constraints is discussed. This paper presents a method for using the cloud evolution algorithm to schedule the IP cores, which effectively improves the test efficiency. The method reuses the on-chip network as TAM (test access mechanism), using non-preemptive test and XY routing mode and optimizing the allo-cation of IP cores in each TAM by the cloud evolution algorithm. Experimental results from the ITC'O2 system-on-chip benchmarks show that this method effectively reduces the test time and improves the test efficiency.
作者 侯绪彬
出处 《电子科技》 2013年第9期1-3,共3页 Electronic Science and Technology
基金 国家自然科学基金资助项目(60766001)
关键词 片上网络 并行测试 测试规划 云进化算法 NoC test scheduling parallel test cloud evolution algorithm
  • 相关文献

参考文献7

二级参考文献103

共引文献292

同被引文献18

  • 1李德毅,刘常昱,杜鹢,韩旭.不确定性人工智能[J].软件学报,2004,15(11):1583-1594. 被引量:401
  • 2YONG J H,JAE H L,TAE H H. 3D network - on - chip sys- tem communication using minimum number of TSVs [ C ]. ICTC,2011:517 - 522.
  • 3RAHMANI A M, LATIF K, LILJEBERG P, et al. Research and practices on 3D networks - on - chip architectures [ C ]. Proceeding of Norchip,2010.
  • 4MARINISSEN E J, ZORIAN Y. Testing 3D chips containing through - silicon vias [ C ]. International Test Conference, 2009:1 - 11.
  • 5COTA E, LIU C. Constraint -driven test scheduling for NoC - based systems [ J ]. IEEE Transactions on Computer - Ai- ded Design of Integrated Circuits and Systems, 2006, 25 ( 11 ) :2465 -2478.
  • 6CHAN M J, HSU C L. A strategy for interconnect testing in stacked mesh network on chip [ C ]. Proceeding of IEEE In- ternational Symposium on Defect and Tolerance in VLSI Sys- tems,2010 : 122 - 128.
  • 7欧阳一鸣,刘蓓,齐芸.三维片上网络测试的时间优化方法[C].合肥:第六届中国测试学术会议,2010:332-336.
  • 8TOPOL A W,TULIPE DCLA,SHI L,et al,TULIPE D C LA, SHI L, et al. Three- dimensional integrated circuits [J]. IBM Journal of Research and Development, 2006,50 ( 4 ) : 491 - 506.
  • 9RAHMANI A M, LATIF K, LILJEBERG P, et al, Research and practices on 3D networks- on- chip archirectures [ C ]. Proceeding of Norchip,2010 : 1 - 6.
  • 10JIANG Peng, YAO Lei, HAO Yue. Through - silicon via (TSV) capacitance modeling for 3D NoC energy consump- tion estimation [ C ]. IEEE International Conference on Solid -State and Integrated Circuit Technology (ICSICT),2010 10: ,2010:815 - 817.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部