期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一种无片外电容LDO的稳定性分析 被引量：1

The stability analysis of an output-capacitorless LDO
下载PDF
导出
摘要 电路如果存在不稳定性因素,就有可能出现振荡。本文对比分析了传统LDO和无片电容LDO的零极点,运用电流缓冲器频率补偿设计了一款无片外电容LDO,电流缓冲器频率补偿不仅可减小片上补偿电容而且可以增加带宽。对理论分析结果在Cadence平台基上于CSMC0.5um工艺对电路进行了仿真验证。本文无片外电容LDO的片上补偿电容仅为3pF,减小了制造成本。它的电源电压为3.5～6 V,输出电压为3.5 V。当在输入电源电压6 V时输出电流从100μA到100mA变化时,最小相位裕度为830,最小带宽为4.58 If circuits suffer from instability,they may oscillate.The comparative analysis of the traditional LDO and outputcapacitorless LDO’s poles and zeros is presented in this article.An output-capacitorless LDO with current buffer compensation is designed.Current buffer compensation not only reduces the on-chip compensation chip but also increases bandwidth.Theoretical analysis of results is verified by simulations in the Cadence platform based on CSMC0.5um process.the The total on-chip capacitance is only 3 pF,so the manufacturing cost is reduced.Its supply voltage is 3.5~6 V and output voltage is 3.5 V.When the output current changes from 100 μA to 100 mA at supply voltage 6 V,the minimum phase margin is 830 and the minimum bandwidth is 4.58 MHz.
作者 王泽洲
机构地区 贵州大学理学院
出处 《电子设计工程》 2013年第16期147-150,共4页 Electronic Design Engineering
关键词 LDO 无片外电容LDO 相位裕度 零极点 稳定性 电流缓冲器频率补偿 LDO output-capacitorless LDO phase margin poles and zeros stability current buffer compensation
分类号 TN495 [电子电信—微电子学与固体电子学]
  • 相关文献

参考文献9

  • 1Rincon-Mora G A, Allen P E. A low-voltage, low quiescent current, low drop-out regulator[J]. IEEE Solid-State Circuits,1998,33 ( 1):36-44.
  • 2邹志革,邹雪城,雷鑑铭,杨诗洋,陈晓飞,余国义.无电容型LDO的研究现状与进展[J].微电子学,2009,39(2):241-246. 被引量：10
  • 3Simpson C. Linear regulators: theory of operation and compensation [J]. National Semiconductor Application Note, 2000(5 ):24-29.
  • 4Palmisano G,Palumbo G. A compensation strage for two-stage CMOS opamps based on current buffer[J]. IEEE Transactions on Circuits and System, 1997,44(3):257-262.
  • 5Lee H,MOK P K T. Advance in active-feedback frequency compensation with power optimization and transient impro- vement[J]. IEEE Transactions on Circuits and System., 2009, 51(9) :1690-1696.
  • 6Leung K N, MoK P K T. Analysis of multistage amplifier frequency compensation[J]. IEEE Transactions on Circuits and System, 2001,48(9):1041-1056.
  • 7Lau S K,MoK P K T,Leung K N. A low-dropout regulator for SoC with Q-reduction[J]. IEEE Solid-State Circuits, 2007, 42(3 ):658-664.
  • 8Ho E N Y,MoK P K T. A capacitor-less CMOS active feedback low-dropout regulator with slew-rate enhancement for portable on-chip application[J]. IEEE Transactions on Circuits and Systems, 2010,57 (2) :80-84.
  • 9Lam Y H,Ki W H. A 0.9 V 0.35 Ixm adaptively biased CMOS LDO regulator with fast transient response[J]. IEEE Solid-State Circuits Conf,2008:442-626.

二级参考文献25

  • 1LEUNG K N, MOK P K T. Analysis of multistage amplifier frequency compensation [J]. IEEE Trans Circ Syst-Ⅰ: Fundam Theo and Appl, 2001,48 (9): 1041-1056.
  • 2ESCHAUZIER R G, KERKLAAN L P T, HUIJSING J H. A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure [J]. IEEE J Sol Sta Circ, 1992, 27(12):1709-1717.
  • 3ESCHAUZIER R G H,KERKLAAN L P T, HUIJSING J H. Operational amplifier with multimpath nested miller compensation structure [J]. IEEE J Sol Sta Circ, 1994, 35(12): 1709-1717.
  • 4LEUNG K N, MOK P K T. Three-stage large capacitive load amplifier with damping-factor-control frequency compensation [J]. IEEE J Sol Sta Cite, 2000, 35(2) :221-230.
  • 5GRASSO A D, PALUMBO G, PENNISI S. Threestage CMOS OTA for large capacitive loads with efficient frequency compensation scheme [ J ]. IEEE Trans Circ Syst-Ⅰ: Regular Papers, 2006, 53(10): 1044-1048.
  • 6LOIKKANEN M, KOSTAMOVAARA J. A Capacitor-free CMOS low-dropout regulator [C] // IEEE Int Symp Cire and Syst. New Orleans, USA. 2007: 1915-1918.
  • 7RINCON-MORA G A. Low-dropout voltage regulator incorporating a current efficient transient response boost circuit [P]. USA: US6046577,2000 : 9.
  • 8AL-SHYOUKH M, LEE H, PEREZ R. A transient- enhanced low-quiescent current low-dropout regulator with buffer impedance attenuation [J]. IEEE J Sol Sta Circ, 2007, 42(8): 1732-1742.
  • 9LEE H,MOK P K T, LEUNG K-N. Design of low- power analog drivers based on slew-rate enhancement circuits for CMOS low-dropout regulators [J]. IEEE Trans Circ Syst Ⅱ: Express Briefs. 2005, 52 (9):563-567.
  • 10DEMOLLI F, ROGNAC. Low-dropout voltage regulator with a voltage slew rate efficient transient response boost circuit [P]. USA: US7199565. 2007: 1-11.

共引文献9

同被引文献16

  • 1陈东坡,何乐年,严晓浪.一种低静态电流、高稳定性的LDO线性稳压器[J].电子与信息学报,2006,28(8):1526-1529. 被引量：25
  • 2Leung K N, Ng Y S, YimK Y, et al. An adaptive current-boosting voltage buffer for low-power low dropout regulators [C]// IEEE International Confer- ence on Electron Devices and Solid-State Circuits, Tainan: IEEE, 2007 : 485-488.
  • 3Koay K C, Chong S S and Chan P K. A FVF based output capacitorless LIX) regulator with wide load ca- pacitance range[C]// IEEE International Symposium on Circuits and System. Beijing: IEEE, 2013: 1488-1491.
  • 4Chong S S and Chan PK. A 0. 9-~A quiescent current outpu~capacitorless LDO regulator with adaptive pow- er transistors in 65-rim CMOS[J]. IEEE Transac- tions on Circuits and Systems, 2013, 60 (4).. 1072-1081.
  • 5Chon4g S S and Chan PK. A sub-lV transient-enhanced output-capacitorless LDO regulator with push-pull com- posite power transistor[J]. IEEE Transactions on Very Large Scale Integration Systems, 2014(99) : 1-10.
  • 6XI Qu, ZHOU Ze-kun, ZHANNG Bo, et al. An ul- tra-power fast-transient capacitor free low-dropout reg- ulator with assistant push - pull output stage [J]. IEEE Transactions on circuits and systems II, 2013, 60(2) : 96-100.
  • 7Pui Y O, Leung K N. An output-capacitorless low- dropout regulator with direct voltage-spike detection [J]. IEEE Journal of Solid-State Circuits, 2010, 45 (2) : 458-466.
  • 8GUO Jian-ping and Leung K N. A 6-tlW chip-area-ef- ficient output-capacitorless LDO in 90-nm CMOS technology[J]. IEEE Journal of Solid-State Circuits, 2010, 45(9) :1896-1905.
  • 9Ho M, Leung K N, Mak K L. A low-power fast-tran- sient 90-nm low-dropout regulator with multiple small gain stages[J]. IEEE Journal of Solid-State Circuits, 2010, 45(11) ..2466-2475.
  • 10Chia C M and Hung C C. A fast self-reacting capaci- torless low-dropout regulator[C]//Solid-State Circuits Conference. Helsinki: IEEE, 2011 : 375-378.

引证文献1

二级引证文献1

电子设计工程
2013年 第16期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部