期刊文献+

去耦电容特性阻抗反谐振点的分析与应用 被引量:3

Analysis and application of resonance peak on parallel capacitors characteristic impedance
下载PDF
导出
摘要 电源分配网络(PDN)的阻抗在指定频段内要求足够低。两个不同容值的并联去耦电容可以降低PDN的阻抗,但是其等效特性阻抗所产生的反谐振点也会引入到PDN阻抗中,该点可能会超过目标阻抗,所以需要合理地选取去耦电容器,尽可能降低该点阻抗。从并联电容的等效电路模型出发,推导并验证了电容参数与反谐振点频率、反谐振点阻抗的数学模型;随后通过实例将该模型应用于基于目标阻抗的设计方法中,证明了该模型实施的直观性和有效性。 The impedance of power distribution work need low enough over a specified band. Two bypass capacitors with different values may create resonance peak, unless the capacitor parameters are selected properly. The mathematical model of capacitor parameters with resonance peak's frequence and impedance is derivated and verified from the equivalent circuit model of parallel capacitors in this paper. This mathematical model is applied in the design method of target impedance-based by example, which proves the implementation of this model is intutive and effective.
出处 《电子技术应用》 北大核心 2013年第9期61-62,69,共3页 Application of Electronic Technique
关键词 PCB PDN 去耦电容 特性阻抗 反谐振点 PCB PDN decoupling capacitor characteristic impedance resonance peak
  • 相关文献

参考文献9

  • 1POPOVICH M, FRIEDMAN E G, SOTMAN M,et al.On- chip power distribution grids with multiple supply voltages for high- performance integrated circuits [ J ]. IEEE Transactions on Very Large Scale Integration(VLSI) Systems,2008, 7(16) : 908-921.
  • 2SMITH L D,ANDERSON R E, FOREHAND D W,et al. Power distribution system design methodology and capacitor selection for modem CMOS technology[J].IEEE Transactions on Adcanced Packaging, 1999,3(22):284-291.
  • 3CHARANIA T,OPAL A,SACHDEV M.Analysis and design of on-chip decoupling capacitors[J].IEEE Transactions on Very Large Scale Integration(VLSI) Systems,2012:1-11.
  • 4JIAO D,KIM J H,He Jianqi.Efficient full-wave characterization of discrete high-density muhiterminal decoupling capacitors for high-speed digital systems[J].IEEE Transactions on Adcanced Packaging, 2008,31 (1) : 154-162.
  • 5Gu Jie, HARJANI R, KIM C of active decoupling capacitor H.Design and implementation circuits for power supply regulation in digital ICS[J].IEEE Transactions on Very Large Scale Integration(VLSI) Systems, 2009,17(2) :292-301.
  • 6NOVAK I, NOUJEIM L M, CYR V S, et al.Distributed matched bypassing for board-level power distribution networks[J].IEEE Transactions on Adcanced Packaging, 2002,2(25) : 230-243.
  • 7POPOVICH M,FRIEDMAN E G.Decoupling capacitors for multi-voltage power distribution systems[J].IEEE Transactions on Very Large Scale Integration(VLSI) Systems, 2006,14(3) : 217-228.
  • 8KIM J, SHRIGARPURE K, Fan Jun, et al.Equivalent circuit model for power bus design in multi-layer PCBs with via arrays[J].IEEE Microwave and Wireless Components Letters, 2011,21 (2) : 62-64.
  • 9Zhang Yaojiang, OO Z Z, Wei Xingchang, et al.Systematic microwave network analysis for multilayer printed circuit boards with vias and decoupling capacitors[J].IEEE Transactions on Electromagnetic Compatibility, 2010,52(2) : 401-409.

同被引文献17

引证文献3

二级引证文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部